{"id":"https://openalex.org/W1974775547","doi":"https://doi.org/10.1109/jssc.2002.1004577","title":"A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM","display_name":"A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM","publication_year":2002,"publication_date":"2002-06-01","ids":{"openalex":"https://openalex.org/W1974775547","doi":"https://doi.org/10.1109/jssc.2002.1004577","mag":"1974775547"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2002.1004577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1004577","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006126849","display_name":"Se Jun Kim","orcid":"https://orcid.org/0000-0001-7150-4685"},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Se Jun Kim","raw_affiliation_strings":["Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","Adv. Design Team, Memory Res. & Dev., Hynix Semicond. Inc, Kyoungki, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"Adv. Design Team, Memory Res. & Dev., Hynix Semicond. Inc, Kyoungki, South Korea","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101159549","display_name":"Sang Hoon Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sang Hoon Hong","raw_affiliation_strings":["Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","Adv. Design Team, Memory Res. & Dev., Hynix Semicond. Inc, Kyoungki, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"Adv. Design Team, Memory Res. & Dev., Hynix Semicond. Inc, Kyoungki, South Korea","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074950993","display_name":"Jae-Kyung Wee","orcid":null},"institutions":[{"id":"https://openalex.org/I146824383","display_name":"Hallym University","ror":"https://ror.org/03sbhge02","country_code":"KR","type":"education","lineage":["https://openalex.org/I146824383"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Kyung Wee","raw_affiliation_strings":["Department of Electronics Engineering, Hallym University, Chuncheon, Gangwon, South Korea","[Department of Electronics Engineering, Hallym University, Chuncheon, Gangwon, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Hallym University, Chuncheon, Gangwon, South Korea","institution_ids":["https://openalex.org/I146824383"]},{"raw_affiliation_string":"[Department of Electronics Engineering, Hallym University, Chuncheon, Gangwon, South Korea]","institution_ids":["https://openalex.org/I146824383"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Joo Hwan Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joo Hwan Cho","raw_affiliation_strings":["Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108090028","display_name":"Pil Soo Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pil Soo Lee","raw_affiliation_strings":["Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102079109","display_name":"Jin Hong Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin Hong Ahn","raw_affiliation_strings":["Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114002121","display_name":"Jin Yong Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin Yong Chung","raw_affiliation_strings":["Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"[Advanced Design Team, Memory Research and Development, Hynix Semiconductor, Inc., Ichon, Kyunggi, South Korea]","institution_ids":["https://openalex.org/I10654025"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3762,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.80217321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"37","issue":"6","first_page":"726","last_page":"734"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8607590198516846},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7197498083114624},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6565989255905151},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.592214822769165},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5392545461654663},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5129620432853699},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.5083531737327576},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4902999699115753},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4496420919895172},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.4313596189022064},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42148253321647644},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40256667137145996},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40105217695236206},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.34187212586402893},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30623823404312134},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24598708748817444},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2284007966518402},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19336384534835815},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06531968712806702}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8607590198516846},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7197498083114624},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6565989255905151},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.592214822769165},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5392545461654663},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5129620432853699},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.5083531737327576},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4902999699115753},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4496420919895172},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.4313596189022064},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42148253321647644},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40256667137145996},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40105217695236206},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.34187212586402893},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30623823404312134},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24598708748817444},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2284007966518402},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19336384534835815},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06531968712806702},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2002.1004577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1004577","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W139310291","https://openalex.org/W1515530584","https://openalex.org/W1586741581","https://openalex.org/W1675735732","https://openalex.org/W2009275112","https://openalex.org/W2114953806","https://openalex.org/W2124390946","https://openalex.org/W2130758723","https://openalex.org/W2145207212","https://openalex.org/W2148461267","https://openalex.org/W2150502087","https://openalex.org/W2162720403","https://openalex.org/W2163215998","https://openalex.org/W2169411838","https://openalex.org/W2788058898","https://openalex.org/W3142075743","https://openalex.org/W4251877732","https://openalex.org/W4254745324","https://openalex.org/W6631019475"],"related_works":["https://openalex.org/W2128788517","https://openalex.org/W2141594064","https://openalex.org/W2169622190","https://openalex.org/W849640194","https://openalex.org/W2224788396","https://openalex.org/W2042364917","https://openalex.org/W4200390508","https://openalex.org/W1974775547","https://openalex.org/W2060839350","https://openalex.org/W2335677110"],"abstract_inverted_index":{"This":[0,59],"paper":[1],"describes":[2],"a":[3,11,15,31],"delay-locked":[4],"loop":[5],"(DLL)":[6],"circuit":[7],"having":[8],"two":[9],"advancements,":[10],"dual-loop":[12,36],"operation":[13,37],"for":[14,30,88],"wide":[16,122],"lock":[17,62],"range":[18,63,123],"and":[19,26,48,82,96,103,138],"programmable":[20,76],"replica":[21,77],"delays":[22],"using":[23,79],"antifuse":[24,80],"circuitry":[25,81],"internal":[27,49,57,84,97],"voltage":[28,85],"generator":[29,86],"post-package":[32],"skew":[33],"calibration.":[34],"The":[35,110,131],"uses":[38],"information":[39],"from":[40,101],"the":[41,55,61,65,68,75,83,89,107,121],"initial":[42],"time":[43],"difference":[44],"between":[45,93],"reference":[46],"clock":[47,50,95,98],"to":[51,67],"select":[52],"one":[53],"of":[54,64,74,91,124],"differential":[56],"loops.":[58],"increases":[60],"DLL":[66],"lower":[69],"frequency.":[70],"In":[71],"addition,":[72],"incorporation":[73],"delay":[78],"allows":[87],"elimination":[90],"skews":[92],"external":[94],"that":[99],"occur":[100],"on-chip":[102],"off-chip":[104],"variations":[105],"after":[106],"package":[108],"process.":[109],"proposed":[111],"DLL,":[112],"fabricated":[113],"on":[114],"0.16-/spl":[115],"mu/m":[116],"DRAM":[117],"process,":[118],"operates":[119],"over":[120],"42-400":[125],"MHz":[126],"with":[127],"2.3-V":[128],"power":[129],"supply.":[130],"measured":[132],"results":[133],"show":[134],"43-ps":[135],"peak-to-peak":[136],"jitter":[137,141],"4.71-ps":[139],"rms":[140],"consuming":[142],"52":[143],"mW":[144],"at":[145],"400":[146],"MHz.":[147]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}