{"id":"https://openalex.org/W1979113276","doi":"https://doi.org/10.1109/jssc.2002.1004575","title":"A 900-Mb/s CMOS data recovery DLL using half-frequency clock","display_name":"A 900-Mb/s CMOS data recovery DLL using half-frequency clock","publication_year":2002,"publication_date":"2002-06-01","ids":{"openalex":"https://openalex.org/W1979113276","doi":"https://doi.org/10.1109/jssc.2002.1004575","mag":"1979113276"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2002.1004575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1004575","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000918472","display_name":"X. Maillard","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"X. Maillard","raw_affiliation_strings":["ETRO, Vrije Universiteit Brussel, Brussels, Belgium","ETRO, Vrije Univ., Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"ETRO, Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]},{"raw_affiliation_string":"ETRO, Vrije Univ., Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044355161","display_name":"F. Devisch","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"F. Devisch","raw_affiliation_strings":["ETRO, Vrije Universiteit Brussel, Brussels, Belgium","ETRO, Vrije Univ., Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"ETRO, Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]},{"raw_affiliation_string":"ETRO, Vrije Univ., Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003942731","display_name":"Maarten Kuijk","orcid":"https://orcid.org/0000-0002-2260-8960"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"M. Kuijk","raw_affiliation_strings":["ETRO, Vrije Universiteit Brussel, Brussels, Belgium","ETRO, Vrije Univ., Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"ETRO, Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]},{"raw_affiliation_string":"ETRO, Vrije Univ., Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000918472"],"corresponding_institution_ids":["https://openalex.org/I13469542"],"apc_list":null,"apc_paid":null,"fwci":3.055,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.91407173,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"37","issue":"6","first_page":"711","last_page":"715"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9198856353759766},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7079925537109375},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5520225763320923},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.539850652217865},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.5258817672729492},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.49445223808288574},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4716716706752777},{"id":"https://openalex.org/keywords/data-stream","display_name":"Data stream","score":0.4687148630619049},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.4537014663219452},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.43051159381866455},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4231104552745819},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4100930690765381},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.376708447933197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3476932644844055},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3423374891281128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3286714553833008},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.25886887311935425},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20869645476341248},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15911656618118286},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.15538671612739563},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.10715365409851074},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08646827936172485}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9198856353759766},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7079925537109375},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5520225763320923},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.539850652217865},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.5258817672729492},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.49445223808288574},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4716716706752777},{"id":"https://openalex.org/C2778484313","wikidata":"https://www.wikidata.org/wiki/Q1172540","display_name":"Data stream","level":2,"score":0.4687148630619049},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.4537014663219452},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.43051159381866455},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4231104552745819},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4100930690765381},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.376708447933197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3476932644844055},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3423374891281128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3286714553833008},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.25886887311935425},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20869645476341248},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15911656618118286},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.15538671612739563},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.10715365409851074},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08646827936172485},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2002.1004575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1004575","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1997845338","https://openalex.org/W2021299670","https://openalex.org/W2028717752","https://openalex.org/W2034011126","https://openalex.org/W2034484545","https://openalex.org/W2050607432","https://openalex.org/W2107241393","https://openalex.org/W2114953806","https://openalex.org/W2124390946","https://openalex.org/W2160079210","https://openalex.org/W2168649358","https://openalex.org/W2587442922"],"related_works":["https://openalex.org/W2511498111","https://openalex.org/W2908219865","https://openalex.org/W2979324006","https://openalex.org/W4385624389","https://openalex.org/W2409831949","https://openalex.org/W2087564251","https://openalex.org/W4381745543","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W3177439118"],"abstract_inverted_index":{"A":[0,13,56],"data":[1,9,27,30],"recovery":[2],"delay-locked":[3],"loop":[4],"(DILL)":[5],"for":[6,18,112],"nonreturn-to-zero":[7],"(NRZ)":[8],"transmission":[10],"is":[11,16,75,96,104],"described.":[12],"reference":[14,36],"clock":[15,37],"delayed":[17],"triggering":[19],"a":[20,42,113],"latch":[21],"that":[22,48,98],"samples":[23],"the":[24,35,51,60,63],"incoming":[25],"NRZ":[26,101],"stream.":[28],"The":[29,39,72],"rate":[31],"can":[32],"be":[33],"twice":[34],"frequency.":[38],"circuit":[40,74],"has":[41],"proportional":[43],"nondead-zone":[44],"sampling":[45],"phase":[46,65],"detector":[47],"also":[49],"serves":[50],"role":[52],"of":[53,62,86,116],"charge":[54],"pump.":[55],"self-correcting":[57],"function":[58],"reduces":[59],"problem":[61],"finite":[64],"capture":[66],"range":[67],"associated":[68],"with":[69],"conventional":[70],"DLLs.":[71],"prototype":[73],"fabricated":[76],"in":[77],"2.5-V":[78],"0.25-/spl":[79],"mu/m":[80],"CMOS":[81],"and":[82],"occupies":[83],"an":[84],"area":[85],"only":[87,117],"270":[88],"/spl":[89,92],"times/":[90],"50":[91],"mu/m/sup":[93],"2/.":[94],"It":[95],"demonstrated":[97],"at":[99],"900-Mb/s":[100],"data,":[102],"jitter":[103,111],"reduced":[105],"from":[106],"118.2-":[107],"to":[108],"31.3-ps":[109],"rms":[110],"power":[114],"consumption":[115],"3":[118],"mW.":[119]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}