{"id":"https://openalex.org/W2516617346","doi":"https://doi.org/10.1109/jsac.2016.2603698","title":"Fast Decoding ECC for Future Memories","display_name":"Fast Decoding ECC for Future Memories","publication_year":2016,"publication_date":"2016-08-26","ids":{"openalex":"https://openalex.org/W2516617346","doi":"https://doi.org/10.1109/jsac.2016.2603698","mag":"2516617346"},"language":"en","primary_location":{"id":"doi:10.1109/jsac.2016.2603698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jsac.2016.2603698","pdf_url":null,"source":{"id":"https://openalex.org/S90422530","display_name":"IEEE Journal on Selected Areas in Communications","issn_l":"0733-8716","issn":["0733-8716","1558-0008"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Selected Areas in Communications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078459117","display_name":"P. Amato","orcid":"https://orcid.org/0000-0002-9601-1462"},"institutions":[{"id":"https://openalex.org/I4210130962","display_name":"Micron (Italy)","ror":"https://ror.org/039m3s961","country_code":"IT","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210130962"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Paolo Amato","raw_affiliation_strings":["Micron Semiconductor Italia S.r.l., Vimercate, Italy"],"affiliations":[{"raw_affiliation_string":"Micron Semiconductor Italia S.r.l., Vimercate, Italy","institution_ids":["https://openalex.org/I4210130962"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034215265","display_name":"S. Bellini","orcid":"https://orcid.org/0000-0001-5146-337X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sandro Bellini","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101410981","display_name":"Marco Ferrari","orcid":"https://orcid.org/0000-0001-6063-1910"},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ferrari","raw_affiliation_strings":["Consiglio Nazionale delle Ricerche, Istituto di Elettronica e di Ingegneria dell\u2019Informazione e delle Telecomunicazioni, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Consiglio Nazionale delle Ricerche, Istituto di Elettronica e di Ingegneria dell\u2019Informazione e delle Telecomunicazioni, Milan, Italy","institution_ids":["https://openalex.org/I4210100607"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085149424","display_name":"Camille Laurent","orcid":"https://orcid.org/0000-0002-5375-7512"},"institutions":[{"id":"https://openalex.org/I4210130962","display_name":"Micron (Italy)","ror":"https://ror.org/039m3s961","country_code":"IT","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210130962"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Christophe Laurent","raw_affiliation_strings":["Micron Semiconductor Italia S.r.l., Vimercate, Italy"],"affiliations":[{"raw_affiliation_string":"Micron Semiconductor Italia S.r.l., Vimercate, Italy","institution_ids":["https://openalex.org/I4210130962"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059290463","display_name":"Marco Sforzin","orcid":"https://orcid.org/0000-0003-1794-0982"},"institutions":[{"id":"https://openalex.org/I4210130962","display_name":"Micron (Italy)","ror":"https://ror.org/039m3s961","country_code":"IT","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210130962"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Sforzin","raw_affiliation_strings":["Micron Semiconductor Italia S.r.l., Vimercate, Italy"],"affiliations":[{"raw_affiliation_string":"Micron Semiconductor Italia S.r.l., Vimercate, Italy","institution_ids":["https://openalex.org/I4210130962"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085449178","display_name":"Alessandro Tomasoni","orcid":"https://orcid.org/0000-0001-6582-4623"},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Tomasoni","raw_affiliation_strings":["Consiglio Nazionale delle Ricerche, Istituto di Elettronica e di Ingegneria dell\u2019Informazione e delle Telecomunicazioni, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Consiglio Nazionale delle Ricerche, Istituto di Elettronica e di Ingegneria dell\u2019Informazione e delle Telecomunicazioni, Milan, Italy","institution_ids":["https://openalex.org/I4210100607"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5078459117"],"corresponding_institution_ids":["https://openalex.org/I4210130962"],"apc_list":null,"apc_paid":null,"fwci":2.7331,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.91171397,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"34","issue":"9","first_page":"2486","last_page":"2497"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8796912431716919},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.777624249458313},{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.7092015147209167},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5534345507621765},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5071649551391602},{"id":"https://openalex.org/keywords/list-decoding","display_name":"List decoding","score":0.4412704408168793},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4360642731189728},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.42521268129348755},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4233004152774811},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.4102112054824829},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3756532371044159},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36597877740859985},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32705196738243103},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2224428951740265},{"id":"https://openalex.org/keywords/concatenated-error-correction-code","display_name":"Concatenated error correction code","score":0.1852996051311493},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.13730216026306152}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8796912431716919},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.777624249458313},{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.7092015147209167},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5534345507621765},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5071649551391602},{"id":"https://openalex.org/C204397858","wikidata":"https://www.wikidata.org/wiki/Q4437907","display_name":"List decoding","level":5,"score":0.4412704408168793},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4360642731189728},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.42521268129348755},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4233004152774811},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.4102112054824829},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3756532371044159},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36597877740859985},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32705196738243103},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2224428951740265},{"id":"https://openalex.org/C78944582","wikidata":"https://www.wikidata.org/wiki/Q5158264","display_name":"Concatenated error correction code","level":4,"score":0.1852996051311493},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.13730216026306152},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jsac.2016.2603698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jsac.2016.2603698","pdf_url":null,"source":{"id":"https://openalex.org/S90422530","display_name":"IEEE Journal on Selected Areas in Communications","issn_l":"0733-8716","issn":["0733-8716","1558-0008"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Selected Areas in Communications","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1010014","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1010014","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1450066936","https://openalex.org/W1587576127","https://openalex.org/W1787401158","https://openalex.org/W1974357939","https://openalex.org/W1978005508","https://openalex.org/W1981321271","https://openalex.org/W2007478450","https://openalex.org/W2035257891","https://openalex.org/W2035934766","https://openalex.org/W2038491968","https://openalex.org/W2043641200","https://openalex.org/W2053197881","https://openalex.org/W2054020579","https://openalex.org/W2060746229","https://openalex.org/W2066128007","https://openalex.org/W2082081063","https://openalex.org/W2094812471","https://openalex.org/W2096920618","https://openalex.org/W2103192953","https://openalex.org/W2114353618","https://openalex.org/W2114534754","https://openalex.org/W2124673785","https://openalex.org/W2134677306","https://openalex.org/W2138169871","https://openalex.org/W2164904402","https://openalex.org/W2537224236","https://openalex.org/W2581263428","https://openalex.org/W2952154583","https://openalex.org/W3106275824","https://openalex.org/W4300512186","https://openalex.org/W6678448230","https://openalex.org/W6732509335","https://openalex.org/W6764556681"],"related_works":["https://openalex.org/W1974357939","https://openalex.org/W3144457048","https://openalex.org/W2621022127","https://openalex.org/W1599365967","https://openalex.org/W4205451769","https://openalex.org/W1995527419","https://openalex.org/W2052237030","https://openalex.org/W4244153028","https://openalex.org/W2521769401","https://openalex.org/W2148484519"],"abstract_inverted_index":{"High-performance":[0],"storage":[1,56],"class":[2,26],"memories":[3],"could":[4],"benefit":[5],"from":[6],"a":[7,17,22,115,132],"fast":[8,69],"decoding":[9,51,70],"error":[10,109],"correcting":[11],"code":[12],"(ECC),":[13],"able":[14],"to":[15,33,100],"correct":[16],"few":[18,23],"errors":[19],"in":[20,47,94,103],"just":[21],"nanoseconds.":[24],"The":[25,37],"of":[27,71,135,144,147,152],"BCH":[28],"codes":[29],"provides":[30],"excellent":[31],"candidates":[32],"play":[34],"this":[35],"role.":[36],"low":[38],"latency":[39],"requirement":[40],"prevents":[41],"adopting":[42],"iterative":[43,81],"or":[44],"sequential":[45],"processes":[46],"the":[48,86,97,104,108,126],"encoding":[49],"and":[50,73,85,92,118,151],"phases-as":[52],"traditionally":[53],"done":[54],"for":[55,68,154],"application":[57],"based":[58],"on":[59],"Flash":[60],"NAND":[61],"technology.":[62],"Therefore,":[63],"we":[64,130],"propose":[65],"an":[66,141],"architecture":[67],"double":[72],"triple":[74],"ECCs.":[75],"In":[76,106],"our":[77],"architecture,":[78],"any":[79],"time-consuming":[80],"computation":[82],"is":[83,112],"eliminated,":[84],"most":[87],"complex":[88],"evaluations":[89],"are":[90,121],"isolated":[91],"carried":[93],"parallel":[95],"with":[96],"other":[98],"terms,":[99],"avoid":[101],"bottlenecks":[102],"decoder.":[105],"particular,":[107],"locator":[110],"polynomial":[111],"computed":[113],"by":[114,123],"combinatorial":[116],"logic,":[117],"its":[119],"roots":[120],"searched":[122],"testing":[124],"all":[125],"bits":[127],"simultaneously.":[128],"Here,":[129],"describe":[131],"gate-level":[133],"design":[134],"these":[136],"architectures.":[137],"We":[138],"also":[139],"give":[140],"in-depth":[142],"analysis":[143],"hardware-oriented":[145],"implementations":[146],"finite":[148],"field":[149],"operations,":[150],"bases":[153],"element":[155],"representation.":[156]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}