{"id":"https://openalex.org/W2017860295","doi":"https://doi.org/10.1109/jsac.1986.1146294","title":"Design and VLSI Implementation of a Concurrent Solver for N-Coupled Least-Squares Fitting Problems","display_name":"Design and VLSI Implementation of a Concurrent Solver for N-Coupled Least-Squares Fitting Problems","publication_year":1986,"publication_date":"1986-01-01","ids":{"openalex":"https://openalex.org/W2017860295","doi":"https://doi.org/10.1109/jsac.1986.1146294","mag":"2017860295"},"language":"en","primary_location":{"id":"doi:10.1109/jsac.1986.1146294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jsac.1986.1146294","pdf_url":null,"source":{"id":"https://openalex.org/S90422530","display_name":"IEEE Journal on Selected Areas in Communications","issn_l":"0733-8716","issn":["0733-8716","1558-0008"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Selected Areas in Communications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033063221","display_name":"K. Jainandunsing","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"K. Jainandunsing","raw_affiliation_strings":["Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","Delft Univ. of Tech., Delft, The Netherlands#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft Univ. of Tech., Delft, The Netherlands#TAB#","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108526301","display_name":"E. Deprettere","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E. Deprettere","raw_affiliation_strings":["Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","[Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Delft University of Technnology, Delft, Netherlands]","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":1.9796,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.85505274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"1","first_page":"39","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997784614562988},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5722020268440247},{"id":"https://openalex.org/keywords/system-of-linear-equations","display_name":"System of linear equations","score":0.4875723719596863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4631592035293579},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.4552941620349884},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.45211800932884216},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4289209842681885},{"id":"https://openalex.org/keywords/matrix-decomposition","display_name":"Matrix decomposition","score":0.4231460690498352},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3380792737007141},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13051316142082214},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12411370873451233}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997784614562988},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5722020268440247},{"id":"https://openalex.org/C94523830","wikidata":"https://www.wikidata.org/wiki/Q11203","display_name":"System of linear equations","level":2,"score":0.4875723719596863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4631592035293579},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.4552941620349884},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.45211800932884216},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4289209842681885},{"id":"https://openalex.org/C42355184","wikidata":"https://www.wikidata.org/wiki/Q1361088","display_name":"Matrix decomposition","level":3,"score":0.4231460690498352},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3380792737007141},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13051316142082214},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12411370873451233},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jsac.1986.1146294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jsac.1986.1146294","pdf_url":null,"source":{"id":"https://openalex.org/S90422530","display_name":"IEEE Journal on Selected Areas in Communications","issn_l":"0733-8716","issn":["0733-8716","1558-0008"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Selected Areas in Communications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1533276739","https://openalex.org/W1662114873","https://openalex.org/W1685044542","https://openalex.org/W1861552506","https://openalex.org/W1906397540","https://openalex.org/W1964425616","https://openalex.org/W2010961009","https://openalex.org/W2017369466","https://openalex.org/W2026289176","https://openalex.org/W2085887317","https://openalex.org/W2115452265","https://openalex.org/W2117039934","https://openalex.org/W2138245082","https://openalex.org/W2139570824","https://openalex.org/W2167916633","https://openalex.org/W4285719527","https://openalex.org/W6637130362","https://openalex.org/W6680419662"],"related_works":["https://openalex.org/W2375598816","https://openalex.org/W2379157082","https://openalex.org/W907492214","https://openalex.org/W2114212402","https://openalex.org/W2520705664","https://openalex.org/W2378040423","https://openalex.org/W2981099845","https://openalex.org/W2534468830","https://openalex.org/W2951389808","https://openalex.org/W288746350"],"abstract_inverted_index":{"Most":[0],"algorithms":[1,43],"for":[2,46,64],"high,quality":[3],"modeling":[4],"and":[5,34,57,99,188,212,240],"coding":[6,87],"of":[7,16,20,25,30,67,79,91,97,115,121,125,128,145,186,223,237],"stochastic":[8],"sequences":[9],"(speech":[10],"or":[11],"images)":[12],"make":[13,183],"extensive":[14,184],"use":[15,29,185],"matrix":[17,139],"operations.":[18,199],"Because":[19],"the":[21,28,65,113,122,126,134,143,146,151,155,164,197,241],"high":[22,180,252],"computational":[23],"complexity":[24,135,239],"these":[26],"operations,":[27],"conventional":[31],"implementation":[32],"techniques":[33],"architecture":[35,63,248],"designs":[36],"would":[37],"almost":[38],"certainly":[39],"rule":[40],"out":[41],"such":[42],"as":[44],"candidates":[45],"real-time":[47],"signal":[48],"processing.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53,130,160,182],"present":[54],"an":[55,94,119],"algorithm":[56,165],"its":[58],"mapping":[59],"on":[60,166,219],"a":[61,85,137,170,191,231,250],"VLSI":[62,221],"solution":[66,114],"<tex":[68,74],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[69,75,228],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">N":[70],"(n":[71],"+1)</tex>":[72,77],"by":[73,149],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">(n":[76],"systems":[78,90,127],"linear":[80],"equations,":[81,129],"which":[82],"arise":[83],"from":[84],"speech":[86],"algorithm.":[88],"The":[89,200,216,234,246],"equations":[92,98],"form":[93],"ordered":[95],"set":[96],"they":[100],"mutually":[101],"exhibit":[102],"rank":[103],"1":[104],"differences.":[105],"This":[106],"property":[107],"is":[108,204,244],"exploited":[109],"to":[110,136,162],"obtain":[111],"concurrently":[112],"all":[116],"equations.":[117],"Via":[118],"analysis":[120],"algebraic":[123],"structure":[124],"succeed":[131],"in":[132,154,230],"reducing":[133],"single":[138],"inversion,":[140],"while":[141],"enhancing":[142],"regularity":[144],"algorithm,":[147],"e.g.,":[148],"including":[150],"back":[152],"substitution":[153],"main":[156],"factorization":[157],"loop.":[158],"Next,":[159],"proceed":[161],"map":[163],"VLS1":[167],"hardware,":[168],"using":[169],"very":[171,251],"systematic":[172],"hierarchical":[173],"temporal/structural":[174],"decomposition/":[175],"partitioning":[176],"approach.":[177],"To":[178],"achieve":[179],"throughput,":[181],"pipelining":[187],"show":[189],"how":[190],"pipelined":[192,208],"CORDIC":[193,209],"processor":[194,210],"element":[195],"supports":[196],"desired":[198],"complete":[201],"equation":[202],"solver":[203,217],"build":[205],"around":[206],"two":[207,213],"elements":[211],"FIFO-type":[214],"memories.":[215],"fits":[218],"three":[220],"chips":[222,235],"size":[224],"6.5*6.5":[225],"mm":[226],"<sup":[227],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[229],"standard-slow-NMOS":[232],"technology.":[233],"are":[236],"medium":[238],"resulting":[242,247],"floorplan":[243],"shown.":[245],"achieves":[249],"throughput":[253],"with":[254],"minimal":[255],"dataflow-oriented":[256],"hardware.":[257]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}