{"id":"https://openalex.org/W1931835055","doi":"https://doi.org/10.1109/jproc.2015.2476472","title":"Toward Unification of Synthesis and Verification in Topologically Constrained Logic Design","display_name":"Toward Unification of Synthesis and Verification in Topologically Constrained Logic Design","publication_year":2015,"publication_date":"2015-10-02","ids":{"openalex":"https://openalex.org/W1931835055","doi":"https://doi.org/10.1109/jproc.2015.2476472","mag":"1931835055"},"language":"en","primary_location":{"id":"doi:10.1109/jproc.2015.2476472","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jproc.2015.2476472","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["University of Tokyo, Tokyo, Japan","Univ. of Tokyo, Tokyo (Japan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Univ. of Tokyo, Tokyo (Japan)","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027837299"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":2.4704,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.89287699,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"103","issue":"11","first_page":"2052","last_page":"2060"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5725293159484863},{"id":"https://openalex.org/keywords/unification","display_name":"Unification","score":0.5660712122917175},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5143357515335083},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5069472789764404},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5024700164794922},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4851720929145813},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4667321443557739},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4509992003440857},{"id":"https://openalex.org/keywords/automated-theorem-proving","display_name":"Automated theorem proving","score":0.44284215569496155},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4332903027534485},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.41724181175231934},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38537535071372986},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.19163814187049866},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16794314980506897}],"concepts":[{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5725293159484863},{"id":"https://openalex.org/C96146094","wikidata":"https://www.wikidata.org/wiki/Q609057","display_name":"Unification","level":2,"score":0.5660712122917175},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5143357515335083},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5069472789764404},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5024700164794922},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4851720929145813},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4667321443557739},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4509992003440857},{"id":"https://openalex.org/C206880738","wikidata":"https://www.wikidata.org/wiki/Q431667","display_name":"Automated theorem proving","level":2,"score":0.44284215569496155},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4332903027534485},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.41724181175231934},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38537535071372986},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.19163814187049866},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16794314980506897},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jproc.2015.2476472","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jproc.2015.2476472","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1503377936","https://openalex.org/W1528837436","https://openalex.org/W1822320350","https://openalex.org/W1971824836","https://openalex.org/W1985685974","https://openalex.org/W2030883814","https://openalex.org/W2047503989","https://openalex.org/W2109092163","https://openalex.org/W2109259936","https://openalex.org/W2134717767","https://openalex.org/W2134734244","https://openalex.org/W2149236697","https://openalex.org/W2161463615","https://openalex.org/W2170288398","https://openalex.org/W2543884671","https://openalex.org/W4231708524","https://openalex.org/W4232772759","https://openalex.org/W4233996121","https://openalex.org/W4235567996","https://openalex.org/W4254127407","https://openalex.org/W6631725144","https://openalex.org/W6638722481","https://openalex.org/W6658119185","https://openalex.org/W6683815411"],"related_works":["https://openalex.org/W2125631309","https://openalex.org/W1553855433","https://openalex.org/W4386159957","https://openalex.org/W2130825721","https://openalex.org/W1966764473","https://openalex.org/W2000478871","https://openalex.org/W2078452800","https://openalex.org/W2359073992","https://openalex.org/W2133179865","https://openalex.org/W1488117239"],"abstract_inverted_index":{"In":[0,34,95],"logic":[1,106,183,285,304],"synthesis,":[2],"the":[3,9,26,52,67,109,145,148,155,172,176,197,212,218,224,274,282,293,296],"search":[4,110,219],"space":[5,111,220],"is":[6,112,158,221,251],"infinite":[7],"in":[8,76,144,211,248,292],"sense":[10,294],"that":[11,295],"any":[12,20],"number":[13,149,243,298],"of":[14,55,85,91,102,150,192,200,233,244,277,299],"gates":[15,116,141],"can":[16,186,203,236],"be":[17,45,187,204,237,255],"connected":[18],"using":[19,51],"topology":[21],"to":[22,37,170,223,254],"come":[23],"up":[24],"with":[25,166,306],"best":[27,173],"circuit":[28,43,69,81,93,157,174,283],"under":[29],"performance":[30],"and":[31,114,137,196,269,287],"other":[32],"constraints.":[33],"formal":[35,100,240,288],"verification,":[36],"achieve":[38],"full":[39],"coverage,":[40],"an":[41],"n-input":[42],"must":[44],"checked":[46],"either":[47],"explicitly":[48],"or":[49,117,135,142],"implicitly":[50],"complete":[53,198,231,275],"set":[54,199,232,276],"2":[56],"<sup":[57,160,178,226],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58,161,179,227],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">n</sup>":[59],"input":[60],"values.":[61],"There":[62],"are,":[63],"however,":[64],"situations":[65],"when":[66],"possible":[68,130,152,209],"topologies":[70,82],"are":[71,87,119,128,139,290],"limited.":[72],"Logic":[73,164],"optimization":[74],"methods,":[75],"general,":[77],"do":[78],"not":[79],"change":[80],"dramatically.":[83],"Most":[84],"them":[86],"based":[88],"on":[89],"series":[90],"local":[92],"transformations.":[94],"this":[96,167,249],"paper,":[97],"we":[98],"discuss":[99],"verification":[101,289],"circuits":[103,264],"produced":[104],"by":[105],"synthesis":[107,165,184,286,305],"where":[108],"limited,":[113],"only":[115],"subcircuits":[118,143],"transformed":[120],"whereas":[121],"their":[122],"interconnections":[123],"never":[124],"change.":[125],"If":[126],"there":[127,138],"p":[129,159,177,225],"transformations":[131,153],"for":[132,154,239,263,281,303],"each":[133],"gate":[134],"subcircuit,":[136],"m":[140],"entire":[146,156],"circuit,":[147],"all":[151,208],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sup>":[162,180,228],".":[163],"restriction":[168],"attempts":[169],"find":[171],"among":[175],"alternatives.":[181],"The":[182,242],"problem":[185],"formulated":[188],"as":[189,217],"a":[190,259],"sequence":[191],"incremental":[193],"SAT":[194],"problems":[195],"test":[201,234,245,278,300],"patterns":[202,235,246,279,301],"computed,":[205],"which":[206],"detects":[207],"errors":[210],"synthesized":[213],"circuit.":[214],"As":[215],"long":[216],"limited":[222],"alternatives,":[229],"such":[230],"used":[238],"verification.":[241],"needed":[247],"case":[250],"experimentally":[252],"shown":[253],"very":[256],"small,":[257],"e.g.,":[258],"few":[260],"hundred,":[261],"even":[262],"having":[265],"several":[266,270],"hundred":[267],"inputs":[268],"thousand":[271],"gates.":[272],"With":[273],"generated":[280],"transformations,":[284],"unified":[291],"small":[297],"allows":[302],"100%":[307],"correctness.":[308]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}