{"id":"https://openalex.org/W1909835963","doi":"https://doi.org/10.1109/jproc.2015.2456189","title":"RTL Synthesis: From Logic Synthesis to Automatic Pipelining","display_name":"RTL Synthesis: From Logic Synthesis to Automatic Pipelining","publication_year":2015,"publication_date":"2015-09-24","ids":{"openalex":"https://openalex.org/W1909835963","doi":"https://doi.org/10.1109/jproc.2015.2456189","mag":"1909835963"},"language":"en","primary_location":{"id":"doi:10.1109/jproc.2015.2456189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jproc.2015.2456189","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/82027","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031451250","display_name":"Jordi Cortadella","orcid":"https://orcid.org/0000-0001-8114-250X"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Cortadella","raw_affiliation_strings":["Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","Univ. Polite`cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Univ. Polite`cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082593664","display_name":"Marc Galceran-Oms","orcid":null},"institutions":[{"id":"https://openalex.org/I5593406","display_name":"Universitat Ramon Llull","ror":"https://ror.org/04p9k2z50","country_code":"ES","type":"education","lineage":["https://openalex.org/I5593406"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marc Galceran-Oms","raw_affiliation_strings":["eSilicon, Barcelona, Llull 321, Spain","eSilicon, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"eSilicon, Barcelona, Llull 321, Spain","institution_ids":["https://openalex.org/I5593406"]},{"raw_affiliation_string":"eSilicon, Barcelona, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110756486","display_name":"Mike Kishinevsky","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Kishinevsky","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA",", University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":", University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9031,"has_fulltext":true,"cited_by_count":18,"citation_normalized_percentile":{"value":0.90432236,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"103","issue":"11","first_page":"2061","last_page":"2075"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7369043827056885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7033021450042725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5968338847160339},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5939791798591614},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.564349353313446},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4918684959411621},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.48953375220298767},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4649554491043091},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4200184643268585},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37511008977890015},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37065374851226807},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27211993932724},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2014836072921753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1825748085975647},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16733849048614502},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07455015182495117},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.07403862476348877}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7369043827056885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7033021450042725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5968338847160339},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5939791798591614},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.564349353313446},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4918684959411621},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.48953375220298767},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4649554491043091},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4200184643268585},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37511008977890015},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37065374851226807},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27211993932724},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2014836072921753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1825748085975647},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16733849048614502},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07455015182495117},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.07403862476348877},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/jproc.2015.2456189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jproc.2015.2456189","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},{"id":"pmh:oai:dnet:upcommonspor::4d835475e14b5ac3cbf2679d6f2b4885","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/82027","pdf_url":null,"source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/submittedVersion"},{"id":"pmh:oai:upcommons.upc.edu:2117/82027","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/82027","pdf_url":"https://upcommons.upc.edu/bitstreams/28143cd8-ee95-4d01-85bf-d0f19ec4057d/download","source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"pmh:oai:dnet:upcommonspor::4d835475e14b5ac3cbf2679d6f2b4885","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/82027","pdf_url":null,"source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/submittedVersion"},"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":69,"referenced_works":["https://openalex.org/W1552093757","https://openalex.org/W1597755753","https://openalex.org/W1604677972","https://openalex.org/W1615690992","https://openalex.org/W1695885604","https://openalex.org/W1993742654","https://openalex.org/W1995125339","https://openalex.org/W1996109622","https://openalex.org/W1999082644","https://openalex.org/W2009461940","https://openalex.org/W2009655251","https://openalex.org/W2011778848","https://openalex.org/W2012471639","https://openalex.org/W2018094844","https://openalex.org/W2039217369","https://openalex.org/W2050890381","https://openalex.org/W2052771421","https://openalex.org/W2070023605","https://openalex.org/W2071886931","https://openalex.org/W2082085231","https://openalex.org/W2084369349","https://openalex.org/W2087373108","https://openalex.org/W2087656024","https://openalex.org/W2090285015","https://openalex.org/W2100720925","https://openalex.org/W2103581911","https://openalex.org/W2104437253","https://openalex.org/W2104869032","https://openalex.org/W2105761964","https://openalex.org/W2105782051","https://openalex.org/W2106950603","https://openalex.org/W2118578839","https://openalex.org/W2119454096","https://openalex.org/W2130402533","https://openalex.org/W2130630281","https://openalex.org/W2133088975","https://openalex.org/W2142990928","https://openalex.org/W2145594740","https://openalex.org/W2150872535","https://openalex.org/W2151898093","https://openalex.org/W2155097858","https://openalex.org/W2160566592","https://openalex.org/W2169417961","https://openalex.org/W2170950544","https://openalex.org/W2296755579","https://openalex.org/W2427843410","https://openalex.org/W2482246557","https://openalex.org/W2487142227","https://openalex.org/W2911717499","https://openalex.org/W3143466851","https://openalex.org/W3145012771","https://openalex.org/W3146457592","https://openalex.org/W3146834460","https://openalex.org/W3147194359","https://openalex.org/W3151776607","https://openalex.org/W4231905827","https://openalex.org/W4240110784","https://openalex.org/W4249427125","https://openalex.org/W4254031535","https://openalex.org/W4256655032","https://openalex.org/W6632972841","https://openalex.org/W6635964534","https://openalex.org/W6637117773","https://openalex.org/W6652797872","https://openalex.org/W6673170338","https://openalex.org/W6675881260","https://openalex.org/W6679486732","https://openalex.org/W6717835706","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W4247130854","https://openalex.org/W2165341302","https://openalex.org/W1984298705","https://openalex.org/W4212803501","https://openalex.org/W2364544765","https://openalex.org/W2081132365","https://openalex.org/W2127795343","https://openalex.org/W4241206086","https://openalex.org/W1482079447","https://openalex.org/W2098419840"],"abstract_inverted_index":{"Design":[0],"automation":[1],"has":[2],"been":[3],"one":[4,17],"of":[5,9,18,30,36,51,66],"the":[6,10,19,28,34],"main":[7],"propellers":[8],"semiconductor":[11],"industry":[12],"with":[13,59],"logic":[14,31],"synthesis":[15,32],"being":[16],"core":[20],"technologies":[21],"in":[22],"this":[23],"field.":[24],"This":[25],"article":[26],"reviews":[27],"evolution":[29],"until":[33],"advent":[35],"techniques":[37,53],"for":[38],"automatic":[39],"pipelining":[40],"based":[41],"on":[42],"elastic":[43],"timing,":[44],"either":[45],"synchronous":[46],"or":[47],"asynchronous.":[48],"The":[49],"emergence":[50],"these":[52],"can":[54,62],"enable":[55],"a":[56],"productive":[57],"interaction":[58],"tools":[60],"that":[61],"do":[63],"microarchitectural":[64],"exploration":[65],"complex":[67],"designs.":[68]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}