{"id":"https://openalex.org/W2140914776","doi":"https://doi.org/10.1109/jproc.2012.2188770","title":"Memristive Device Fundamentals and Modeling: Applications to Circuits and Systems Simulation","display_name":"Memristive Device Fundamentals and Modeling: Applications to Circuits and Systems Simulation","publication_year":2012,"publication_date":"2012-04-11","ids":{"openalex":"https://openalex.org/W2140914776","doi":"https://doi.org/10.1109/jproc.2012.2188770","mag":"2140914776"},"language":"en","primary_location":{"id":"doi:10.1109/jproc.2012.2188770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jproc.2012.2188770","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/journal_contribution/Memristive_device_fundamentals_and_modeling_applications_to_circuits_and_systems_simulation/27468270","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011814002","display_name":"Kamran Eshraghian","orcid":null},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kamran Eshraghian","raw_affiliation_strings":["College of Electrical and Information Engineering, World Class University (WCU) Program, Chungbuk National University, Cheongju, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, World Class University (WCU) Program, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065017416","display_name":"Omid Kavehei","orcid":"https://orcid.org/0000-0002-2753-5553"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]},{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU","KR"],"is_corresponding":false,"raw_author_name":"Omid Kavehei","raw_affiliation_strings":["College of Electrical and Information Engineering, World Class University (WCU) Program, Chungbuk National University, Cheongju, South Korea","School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, World Class University (WCU) Program, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000592238","display_name":"Kyoung-Rok Cho","orcid":"https://orcid.org/0000-0002-8945-5743"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyoung-Rok Cho","raw_affiliation_strings":["College of Electrical and Information Engineering, World Class University (WCU) Program, Chungbuk National University, Cheongju, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, World Class University (WCU) Program, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053268783","display_name":"James M. Chappell","orcid":"https://orcid.org/0000-0002-8032-2231"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"James M. Chappell","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047671312","display_name":"Azhar Iqbal","orcid":"https://orcid.org/0000-0002-5221-9384"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Azhar Iqbal","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053660700","display_name":"Said F. Al-Sarawi","orcid":"https://orcid.org/0000-0002-3242-8197"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Said F. Al-Sarawi","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040978000","display_name":"Derek Abbott","orcid":"https://orcid.org/0000-0002-0945-2674"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Derek Abbott","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.743,"has_fulltext":false,"cited_by_count":126,"citation_normalized_percentile":{"value":0.98688968,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"100","issue":"6","first_page":"1991","last_page":"2007"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8783658742904663},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7148599624633789},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.668628454208374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6534681916236877},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5921657085418701},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5349100232124329},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4708285629749298},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.44427138566970825},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.43883663415908813},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43415623903274536},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.41187068819999695},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.230454683303833},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.216458261013031},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.19703251123428345},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15832123160362244},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14177453517913818},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.11853018403053284}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8783658742904663},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7148599624633789},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.668628454208374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6534681916236877},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5921657085418701},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5349100232124329},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4708285629749298},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.44427138566970825},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.43883663415908813},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43415623903274536},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.41187068819999695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.230454683303833},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.216458261013031},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.19703251123428345},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15832123160362244},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14177453517913818},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.11853018403053284},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/jproc.2012.2188770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jproc.2012.2188770","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.722.3384","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.722.3384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eleceng.adelaide.edu.au/personal/dabbott/publications/PIE_eshraghian2012.pdf","raw_type":"text"},{"id":"pmh:oai:alma.61RMIT_INST:11246982900001341","is_oa":false,"landing_page_url":"http://doi.org/10.1109/JPROC.2012.2188770","pdf_url":null,"source":{"id":"https://openalex.org/S4306402074","display_name":"RMIT Research Repository (RMIT University Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82951845","host_organization_name":"RMIT University","host_organization_lineage":["https://openalex.org/I82951845"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:digital.library.adelaide.edu.au:2440/72449","is_oa":false,"landing_page_url":"http://hdl.handle.net/2440/72449","pdf_url":null,"source":{"id":"https://openalex.org/S4306401835","display_name":"Adelaide Research & Scholarship (AR&S) (University of Adelaide)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5681781","host_organization_name":"The University of Adelaide","host_organization_lineage":["https://openalex.org/I5681781"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dx.doi.org/10.1109/jproc.2012.2188770","raw_type":"Journal article"},{"id":"pmh:oai:figshare.com:article/27468270","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Memristive_device_fundamentals_and_modeling_applications_to_circuits_and_systems_simulation/27468270","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/27468270","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Memristive_device_fundamentals_and_modeling_applications_to_circuits_and_systems_simulation/27468270","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1562060579","https://openalex.org/W1595207279","https://openalex.org/W1595823061","https://openalex.org/W1783145639","https://openalex.org/W1943178046","https://openalex.org/W1986943557","https://openalex.org/W1990340143","https://openalex.org/W1996514271","https://openalex.org/W2003187533","https://openalex.org/W2003942425","https://openalex.org/W2007898123","https://openalex.org/W2011008605","https://openalex.org/W2013055927","https://openalex.org/W2016922062","https://openalex.org/W2017265403","https://openalex.org/W2018258488","https://openalex.org/W2019168991","https://openalex.org/W2026913344","https://openalex.org/W2043493229","https://openalex.org/W2043782913","https://openalex.org/W2045009304","https://openalex.org/W2045197688","https://openalex.org/W2057799616","https://openalex.org/W2062143991","https://openalex.org/W2070889670","https://openalex.org/W2074321591","https://openalex.org/W2079000393","https://openalex.org/W2080391538","https://openalex.org/W2080659521","https://openalex.org/W2105831835","https://openalex.org/W2112181056","https://openalex.org/W2118968555","https://openalex.org/W2122385695","https://openalex.org/W2128201718","https://openalex.org/W2136811604","https://openalex.org/W2149055332","https://openalex.org/W2153690880","https://openalex.org/W2156157151","https://openalex.org/W2157729981","https://openalex.org/W2162651880","https://openalex.org/W2163105747","https://openalex.org/W2166432809","https://openalex.org/W2603064927","https://openalex.org/W2995618928","https://openalex.org/W3106114372","https://openalex.org/W3107508789","https://openalex.org/W4298162782","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W4292697011","https://openalex.org/W2086672837","https://openalex.org/W2909534142","https://openalex.org/W4367187682","https://openalex.org/W3215957123","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W3207218810","https://openalex.org/W2895545069","https://openalex.org/W1872623660"],"abstract_inverted_index":{"The":[0,30,63],"nonvolatile":[1],"memory":[2,28],"property":[3],"of":[4,10,16,33,42,65,70,81,91,111],"a":[5,14,37,97],"memristor":[6,83],"enables":[7],"the":[8,34,57,66,68,71,78,82,104,109],"realization":[9,41,55],"new":[11,38],"methods":[12],"for":[13,40],"variety":[15],"computational":[17],"engines":[18],"ranging":[19],"from":[20],"innovative":[21,43],"memristive-based":[22],"neuromorphic":[23],"circuitry":[24],"through":[25],"to":[26,108],"advanced":[27],"applications.":[29],"nanometer-scale":[31],"feature":[32,80],"device":[35,105],"creates":[36],"opportunity":[39],"circuits":[44,93],"that":[45,114],"in":[46,56,86,102,118],"some":[47],"cases":[48],"are":[49],"not":[50],"possible":[51],"or":[52],"have":[53],"inefficient":[54],"present":[58],"and":[59,74,77,89,94],"established":[60],"design":[61,121],"domain.":[62],"nature":[64],"boundary,":[67],"complexity":[69],"ionic":[72],"transport":[73],"tunneling":[75],"mechanism,":[76],"nanoscale":[79],"introduces":[84],"challenges":[85],"modeling,":[87],"characterization,":[88],"simulation":[90],"future":[92],"systems.":[95],"Here,":[96],"deeper":[98],"insight":[99],"is":[100],"gained":[101],"understanding":[103],"operation,":[106],"leading":[107],"development":[110],"practical":[112],"models":[113],"can":[115],"be":[116],"implemented":[117],"current":[119],"computer-aided":[120],"(CAD)":[122],"tools.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":17},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}