{"id":"https://openalex.org/W4412567255","doi":"https://doi.org/10.1109/jetcas.2025.3591559","title":"Chiplets Interface Protocol (ChIP) for Ultra-Large-Scale Applications","display_name":"Chiplets Interface Protocol (ChIP) for Ultra-Large-Scale Applications","publication_year":2025,"publication_date":"2025-07-22","ids":{"openalex":"https://openalex.org/W4412567255","doi":"https://doi.org/10.1109/jetcas.2025.3591559"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2025.3591559","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jetcas.2025.3591559","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/jetcas.2025.3591559","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052884736","display_name":"Arvin Delavari","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arvin Delavari","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Irvine, Irvine, CA, USA","Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0009-0006-6350-0055","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064794690","display_name":"Boris Vaisband","orcid":"https://orcid.org/0000-0002-6176-5918"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Boris Vaisband","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Irvine, Irvine, CA, USA","Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-6176-5918","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052884736"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18850865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":"4","first_page":"585","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.983299970626831,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9732000231742859,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6089292764663696},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6050527095794678},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.5495645999908447},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5129365921020508},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45708489418029785},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4117637574672699},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3956184387207031},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14489036798477173},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13048818707466125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1179862916469574},{"id":"https://openalex.org/keywords/medicine","display_name":"Medicine","score":0.0699736475944519}],"concepts":[{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6089292764663696},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6050527095794678},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.5495645999908447},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5129365921020508},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45708489418029785},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4117637574672699},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3956184387207031},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14489036798477173},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13048818707466125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1179862916469574},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0699736475944519},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2025.3591559","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jetcas.2025.3591559","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/jetcas.2025.3591559","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jetcas.2025.3591559","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W2119677480","https://openalex.org/W2291976223","https://openalex.org/W2515277349","https://openalex.org/W2518432791","https://openalex.org/W2605389065","https://openalex.org/W2620616258","https://openalex.org/W2622148586","https://openalex.org/W2745282586","https://openalex.org/W2802158532","https://openalex.org/W2885213983","https://openalex.org/W2899682587","https://openalex.org/W2964463067","https://openalex.org/W2973029716","https://openalex.org/W2975337440","https://openalex.org/W2983878317","https://openalex.org/W3006702698","https://openalex.org/W3008954557","https://openalex.org/W3018363946","https://openalex.org/W3083970030","https://openalex.org/W3084017874","https://openalex.org/W3084147765","https://openalex.org/W3130554079","https://openalex.org/W3161763562","https://openalex.org/W3187148842","https://openalex.org/W4212833482","https://openalex.org/W4280644295","https://openalex.org/W4296209134","https://openalex.org/W4313467227","https://openalex.org/W4315489358","https://openalex.org/W4352977393","https://openalex.org/W4385525225","https://openalex.org/W4394627396","https://openalex.org/W4400033928","https://openalex.org/W4404521051","https://openalex.org/W4404739475"],"related_works":["https://openalex.org/W2378005410","https://openalex.org/W2170435352","https://openalex.org/W2048876619","https://openalex.org/W1570606890","https://openalex.org/W2317123011","https://openalex.org/W145847954","https://openalex.org/W365436934","https://openalex.org/W1967797047","https://openalex.org/W1987533665","https://openalex.org/W4232385698"],"abstract_inverted_index":{"As":[0],"computational":[1],"workloads":[2],"continue":[3],"to":[4,29,39,118,163,216,246,279],"grow,":[5],"heterogeneous":[6],"integration":[7,236],"of":[8,42,54,56,137,225,264,291],"chiplet-based":[9,121],"systems":[10,32],"is":[11,78,178,227,255],"becoming":[12],"critically":[13],"important":[14],"for":[15,70,97,240,270,301],"data-intensive":[16],"applications":[17],"such":[18],"as":[19,247,277,297],"high-performance":[20],"computing,":[21],"large":[22],"language":[23],"models,":[24],"and":[25,45,66,87,102,127,133,161,193,212,219,238,257,286],"artificial":[26],"intelligence.":[27],"Scaling":[28],"ultra-large-scale":[30],"(ULS)":[31],"introduces,":[33],"however,":[34],"significant":[35],"communication":[36,68,289,303],"challenges":[37],"due":[38,215],"the":[40,92,107,140,146,171,185,248,265,268],"limitations":[41],"network":[43,53,231,249],"architectures":[44],"packaging":[46,214],"technologies.":[47],"Efficient":[48],"data":[49],"transfer":[50],"across":[51,209,229],"a":[52,59,112,202,234,241],"thousands":[55],"chiplets":[57],"remains":[58],"critical":[60],"bottleneck.":[61],"A":[62],"robust,":[63],"low-latency,":[64],"area-":[65,101],"energy-efficient":[67,103],"architecture":[69,263],"ULS":[71,271,305],"system":[72],"named":[73],"Chiplet":[74],"Interface":[75],"Protocol":[76],"(ChIP)":[77],"proposed":[79,295],"in":[80,129,151,158,166,176,197,259,304],"this":[81,260,294],"work.":[82,261],"ChIP":[83,115,143,177,226,292],"supports":[84],"burst":[85,167],"transfers":[86],"out-of-order":[88],"transactions":[89],"while":[90],"leveraging":[91],"simple":[93,100],"universal":[94],"parallel":[95],"interface":[96],"chips":[98],"(SuperCHIPS)\u2014a":[99],"streaming":[104],"channel":[105],"at":[106],"physical":[108],"layer.":[109],"Evaluated":[110],"on":[111,233,250],"wafer-scale":[113],"platform,":[114,237],"was":[116],"compared":[117,278],"state-of-the-art":[119],"(SOTA)":[120],"interfaces,":[122],"including":[123],"LIPINCON,":[124],"BoW,":[125],"UCIe,":[126],"AIB,":[128],"performance,":[130],"hardware":[131,284],"efficiency,":[132],"unified":[134],"signaling":[135],"figures":[136],"merit.":[138],"From":[139],"comparison":[141],"results,":[142],"significantly":[144],"outperforms":[145],"SOTA":[147,187,280],"alternatives":[148],"(5.53\u00d7":[149],"better)":[150],"bandwidth":[152],"per":[153,174],"shoreline,":[154],"reaching":[155],"2.2":[156],"Tbps/mm":[157,165],"pipelined":[159],"mode":[160],"up":[162],"7.3":[164],"transactions.":[168],"In":[169],"addition,":[170],"transceiver":[172],"area":[173],"link":[175],"485":[179],"\u03bcm<sup":[180],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[181],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>\u201446.1%":[182],"smaller":[183],"than":[184],"best":[186],"alternative\u2014while":[188],"achieving":[189],"0.38\u20130.53":[190],"pJ/bit":[191],"energy":[192],"1":[194],"ns":[195],"latency":[196],"45":[198],"nm":[199],"CMOS":[200],"over":[201],"0.5":[203],"mm":[204],"link,":[205],"with":[206],"efficiency":[207,285],"sustained":[208],"longer":[210],"channels":[211],"varied":[213],"minimal":[217],"handshaking":[218],"optimized":[220],"point-to-point":[221],"specifications.":[222],"The":[223,262,282],"performance":[224],"evaluated":[228],"multiple":[230],"configurations":[232],"fine-pitch":[235],"also":[239],"customized":[242],"hybrid":[243],"topology,":[244],"referred":[245],"interconnect":[251],"fabric":[252],"(NoIF),":[253],"that":[254],"introduced":[256],"analyzed":[258],"NoIF":[266],"forms":[267],"foundation":[269],"computing":[272],"platforms,":[273],"delivering":[274],"exceptional":[275],"results":[276],"solutions.":[281],"superior":[283],"advanced":[287],"inter-chiplet":[288],"features":[290],"position":[293],"protocol":[296],"an":[298],"ideal":[299],"candidate":[300],"chiplet":[302],"architectures.":[306]},"counts_by_year":[],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}