{"id":"https://openalex.org/W4407097810","doi":"https://doi.org/10.1109/jetcas.2025.3538016","title":"BiDSRS+: Resource Efficient Reconfigurable Real Time Bidirectional Super Resolution System for FPGAs","display_name":"BiDSRS+: Resource Efficient Reconfigurable Real Time Bidirectional Super Resolution System for FPGAs","publication_year":2025,"publication_date":"2025-02-03","ids":{"openalex":"https://openalex.org/W4407097810","doi":"https://doi.org/10.1109/jetcas.2025.3538016"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2025.3538016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2025.3538016","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061008457","display_name":"Rashed Al Amin","orcid":"https://orcid.org/0000-0001-7237-6240"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rashed Al Amin","raw_affiliation_strings":["Institute for Embedded Systems, University of Siegen, Siegen, Germany"],"raw_orcid":"https://orcid.org/0000-0001-7237-6240","affiliations":[{"raw_affiliation_string":"Institute for Embedded Systems, University of Siegen, Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007015294","display_name":"Roman Obermaisser","orcid":"https://orcid.org/0009-0002-4483-1503"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roman Obermaisser","raw_affiliation_strings":["Institute for Embedded Systems, University of Siegen, Siegen, Germany"],"raw_orcid":"https://orcid.org/0009-0002-4483-1503","affiliations":[{"raw_affiliation_string":"Institute for Embedded Systems, University of Siegen, Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206895457"],"apc_list":null,"apc_paid":null,"fwci":3.0621,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.90610662,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"15","issue":"1","first_page":"120","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9696999788284302,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7908172607421875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5761924386024475},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4894813299179077},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4835900664329529},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45613768696784973},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4257740378379822}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7908172607421875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5761924386024475},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4894813299179077},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4835900664329529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45613768696784973},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4257740378379822},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2025.3538016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2025.3538016","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1791560514","https://openalex.org/W2047920195","https://openalex.org/W2121927366","https://openalex.org/W2129501679","https://openalex.org/W2133665775","https://openalex.org/W2151233201","https://openalex.org/W2157494358","https://openalex.org/W2476548250","https://openalex.org/W2753090066","https://openalex.org/W2798838583","https://openalex.org/W2804744229","https://openalex.org/W2886623847","https://openalex.org/W2923834406","https://openalex.org/W2986445670","https://openalex.org/W2998437725","https://openalex.org/W3004390962","https://openalex.org/W3102168028","https://openalex.org/W3126906961","https://openalex.org/W3163159351","https://openalex.org/W4220801976","https://openalex.org/W4321488033","https://openalex.org/W4327807785","https://openalex.org/W4360770802","https://openalex.org/W4385831778","https://openalex.org/W4391248593","https://openalex.org/W4391611240","https://openalex.org/W4392885482","https://openalex.org/W4396240668","https://openalex.org/W4398249887","https://openalex.org/W4400736489","https://openalex.org/W4404953270","https://openalex.org/W4405271226","https://openalex.org/W4405272042","https://openalex.org/W4405490465","https://openalex.org/W6686186229"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2570254841","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972"],"abstract_inverted_index":{"Super-resolution":[0],"(SR)":[1],"systems":[2,27,62,86],"represent":[3],"a":[4,34,73,148,212,253],"rapidly":[5],"advancing":[6],"area":[7],"within":[8],"Information":[9],"and":[10,22,41,53,66,75,82,92,115,153,171,175,200,236,250,267],"Communication":[11],"Technology":[12],"(ICT)":[13],"due":[14,87],"to":[15,88,205,221,245],"their":[16,64,89],"significant":[17,262],"applications":[18],"in":[19,106,112,214,264],"computer":[20],"vision":[21],"visual":[23],"communication.":[24,271],"Integrating":[25],"SR":[26,61,85,107,121,156,208,224],"with":[28,59,193,211,252],"Deep":[29],"Neural":[30],"Networks":[31],"(DNNs)":[32],"is":[33],"widely":[35],"adopted":[36],"method":[37],"for":[38,78],"leveraging":[39],"faster":[40],"improved":[42],"image":[43],"reconstruction.":[44],"However,":[45],"the":[46,54,80,103,119,183,242],"real-time":[47,155],"computational":[48,104],"demands,":[49],"extensive":[50],"energy":[51,116],"overhead":[52],"huge":[55],"memory":[56],"footprints":[57],"associated":[58],"DNN-based":[60,207],"limit":[63],"throughput":[65,215,254],"scalability.":[67],"Field-programmable":[68],"gate":[69],"arrays":[70],"(FPGAs)":[71],"present":[72],"viable":[74],"promising":[76],"solution":[77],"exploring":[79],"structure":[81],"architecture":[83],"of":[84,173,195,216,231,255],"reconfigurable":[90,154],"nature":[91],"parallel":[93],"computing":[94],"capabilities.":[95],"The":[96],"existing":[97],"FPGA-based":[98],"solutions":[99],"can":[100],"effectively":[101],"reduce":[102],"latency":[105],"systems,":[108,209,225],"they":[109],"often":[110],"result":[111],"higher":[113],"resource":[114,191,248],"consumption.":[117],"Besides,":[118],"traditional":[120],"techniques":[122],"generally":[123],"focus":[124],"on":[125,182],"either":[126],"upscaling":[127,170],"or":[128,131],"downscaling":[129,172],"images":[130,174],"videos":[132],"without":[133,240],"offering":[134],"any":[135],"scaling":[136],"reconfigurability.":[137],"To":[138],"address":[139],"these":[140],"limitations,":[141],"this":[142],"paper":[143],"introduces":[144],"<italic":[145,165,226,258],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[146,166,227,259],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">BiDSRS+</i>,":[147],"novel":[149],"FPGA":[150,187],"based":[151],"resource-efficient":[152],"system":[157],"using":[158],"modified":[159],"bicubic":[160],"interpolation":[161],"method.":[162],"In":[163],"addition,":[164],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">BiDSRS+</i>":[167,228,260],"supports":[168],"both":[169],"videos,":[176],"enhancing":[177],"its":[178,246],"versatility.":[179],"Evaluations":[180],"conducted":[181],"Xilinx":[184],"ZCU":[185],"102":[186],"board":[188],"reveal":[189],"substantial":[190],"savings,":[192],"reductions":[194,230],"44x":[196],"LUT,":[197,233],"31x":[198],"BRAM,":[199,235],"35x":[201],"DSP":[202],"utilization":[203],"compared":[204,220],"state-of-the-art":[206],"albeit":[210],"trade-off":[213],"0.5x.":[217],"Furthermore,":[218],"when":[219],"leading":[222],"algorithm-based":[223],"achieves":[229],"5.8x":[232],"1.75x":[234],"2.3x":[237],"Power":[238],"consumption,":[239],"compromising":[241],"throughput.":[243],"Due":[244],"high":[247],"efficiency":[249],"reconfigurability":[251],"4K@60":[256],"FPS,":[257],"offers":[261],"advantages":[263],"promoting":[265],"sustainable":[266],"energy-efficient":[268],"green":[269],"video":[270]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-02-04T00:00:00"}