{"id":"https://openalex.org/W4402774770","doi":"https://doi.org/10.1109/jetcas.2024.3460792","title":"Modeling the Effect of SEUs on the Configuration Memory of SRAM-FPGA based CNN Accelerators","display_name":"Modeling the Effect of SEUs on the Configuration Memory of SRAM-FPGA based CNN Accelerators","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4402774770","doi":"https://doi.org/10.1109/jetcas.2024.3460792"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2024.3460792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2024.3460792","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086818582","display_name":"Zhen Gao","orcid":"https://orcid.org/0000-0001-9887-1418"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhen Gao","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin University, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin University, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101609902","display_name":"Jiaqi Feng","orcid":"https://orcid.org/0000-0002-6212-6755"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaqi Feng","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin University, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin University, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027196011","display_name":"Shihui Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shihui Gao","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin University, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin University, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100409523","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1375-0508"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034555845","display_name":"Guangjun Ge","orcid":"https://orcid.org/0000-0001-5855-6480"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangjun Ge","raw_affiliation_strings":["School of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052899986","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0002-2931-8958"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["School of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["ETSI de Telecomunicaci&#x00F3;n, Universidad Polit&#x00E9;cnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"ETSI de Telecomunicaci&#x00F3;n, Universidad Polit&#x00E9;cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5086818582"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":1.0396,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.76586238,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9725000262260437,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9406999945640564,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.823302149772644},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7746243476867676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5479882955551147},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.47983166575431824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4652446508407593},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40454649925231934},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3717609643936157},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2990902066230774}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.823302149772644},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7746243476867676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5479882955551147},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.47983166575431824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4652446508407593},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40454649925231934},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3717609643936157},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2990902066230774}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2024.3460792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2024.3460792","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4450569846","display_name":null,"funder_award_id":"62171313","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6803541034","display_name":null,"funder_award_id":"U21B2031","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1603896912","https://openalex.org/W2021705882","https://openalex.org/W2130630455","https://openalex.org/W2194775991","https://openalex.org/W2275083152","https://openalex.org/W2504504472","https://openalex.org/W2616014673","https://openalex.org/W2753775551","https://openalex.org/W2798811713","https://openalex.org/W2903175372","https://openalex.org/W2963701245","https://openalex.org/W2979455536","https://openalex.org/W3000371584","https://openalex.org/W3006692106","https://openalex.org/W3011997511","https://openalex.org/W3014034225","https://openalex.org/W3120425629","https://openalex.org/W3120468333","https://openalex.org/W3147044877","https://openalex.org/W3215987657","https://openalex.org/W4252174618","https://openalex.org/W4300835888","https://openalex.org/W4315474712","https://openalex.org/W6637373629"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W1967938402","https://openalex.org/W3185029353","https://openalex.org/W2386041993","https://openalex.org/W3116379964","https://openalex.org/W1608572506","https://openalex.org/W2766443086","https://openalex.org/W2915176329","https://openalex.org/W2793465010"],"abstract_inverted_index":{"Convolutional":[0],"Neural":[1],"Networks":[2],"(CNNs)":[3],"are":[4,18,27,183],"widely":[5],"used":[6],"in":[7,49],"computer":[8],"vision":[9],"applications.":[10],"SRAM":[11],"based":[12,54,119,159,167,178],"Field":[13],"Programmable":[14],"Gate":[15],"Arrays":[16],"(SRAM-FPGAs)":[17],"popular":[19],"for":[20,43,61,72,90,110,147],"the":[21,32,44,62,66,73,78,94,113,117,125,130,139,148,153,157,169,175,180,189,194,202],"acceleration":[22],"of":[23,46,80,116,127,134,150,156,209],"CNNs.":[24],"Since":[25],"SRAM-FPGAs":[26],"prone":[28],"to":[29,186],"soft":[30],"errors,":[31],"reliability":[33,63,108,207],"evaluation":[34,109,176,208],"and":[35,65,122,162,198,206],"efficient":[36],"fault":[37,55,74,83,95,145,170,191,196,203],"tolerance":[38,75,96,204],"design":[39,205],"become":[40],"very":[41,184],"important":[42],"use":[45],"FPGA-based":[47],"CNNs":[48],"safety":[50],"critical":[51],"scenarios.":[52],"Hardware":[53],"injection":[56,84],"is":[57],"an":[58],"effective":[59],"approach":[60],"evaluation,":[64],"results":[67,177],"can":[68,200],"provide":[69],"valuable":[70],"references":[71],"design.":[76,97],"However,":[77],"complexity":[79],"building":[81],"a":[82,87,106,164],"platform":[85],"poses":[86],"big":[88],"obstacle":[89],"researchers":[91],"working":[92],"on":[93,112,129,138,152,168,179],"To":[98],"remove":[99],"this":[100,102],"obstacle,":[101],"paper":[103],"first":[104],"performs":[105],"complete":[107],"errors":[111,128],"configuration":[114,154],"memory":[115,155],"FPGA":[118,158],"CNN":[120,160,210],"accelerators,":[121,161],"then":[123],"studies":[124],"impact":[126],"output":[131],"feature":[132],"maps":[133],"each":[135],"layer.":[136],"Based":[137],"statistical":[140],"analysis,":[141],"we":[142],"propose":[143],"several":[144],"models":[146,197],"effect":[149],"SEUs":[151],"build":[163],"software":[165,181],"simulator":[166,182,199],"models.":[171],"Experiments":[172],"show":[173],"that":[174],"close":[185],"those":[187],"from":[188],"hardware":[190],"injections.":[192],"Therefore,":[193],"proposed":[195],"facilitate":[201],"accelerators.":[211]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}
