{"id":"https://openalex.org/W4319303233","doi":"https://doi.org/10.1109/jetcas.2023.3243150","title":"Compact CMOS-Compatible Majority Gate Using Body Biasing in FDSOI Technology","display_name":"Compact CMOS-Compatible Majority Gate Using Body Biasing in FDSOI Technology","publication_year":2023,"publication_date":"2023-02-06","ids":{"openalex":"https://openalex.org/W4319303233","doi":"https://doi.org/10.1109/jetcas.2023.3243150"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2023.3243150","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/jetcas.2023.3243150","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022351777","display_name":"Brunno Abreu","orcid":"https://orcid.org/0000-0002-0467-0461"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Brunno Alves de Abreu","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMICRO), Institute of Informatics (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-0467-0461","affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMICRO), Institute of Informatics (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066812660","display_name":"Albi Mema","orcid":"https://orcid.org/0000-0001-7841-1975"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Albi Mema","raw_affiliation_strings":["Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0001-7841-1975","affiliations":[{"raw_affiliation_string":"Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054764590","display_name":"Simon Thomann","orcid":"https://orcid.org/0000-0002-7902-9353"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Thomann","raw_affiliation_strings":["Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0002-7902-9353","affiliations":[{"raw_affiliation_string":"Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064318827","display_name":"Guilherme Paim","orcid":"https://orcid.org/0000-0001-7809-9563"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guilherme Paim","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMICRO), Institute of Informatics (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-7809-9563","affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMICRO), Institute of Informatics (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002334825","display_name":"Paulo Flores","orcid":"https://orcid.org/0000-0003-2970-3589"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Paulo Flores","raw_affiliation_strings":["High-Performance Computing Architectures and Systems (HPCAS) of Instituto de Engenharia de Sistemas e Computadores-Investigação e Desenvolvimento (INESC-ID), Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0000-0003-2970-3589","affiliations":[{"raw_affiliation_string":"High-Performance Computing Architectures and Systems (HPCAS) of Instituto de Engenharia de Sistemas e Computadores-Investigação e Desenvolvimento (INESC-ID), Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMICRO), Institute of Informatics (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-9018-6309","affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMICRO), Institute of Informatics (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133190","display_name":"Hussam Amrouch","orcid":"https://orcid.org/0000-0002-5649-3102"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5649-3102","affiliations":[{"raw_affiliation_string":"Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1661,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.38064763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"13","issue":"1","first_page":"86","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7962120175361633},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5788971781730652},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5399641394615173},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5350623726844788},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4803977310657501},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.45024678111076355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4433198571205139},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4338434934616089},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41808727383613586},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3834023177623749},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3633680045604706},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32655853033065796},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3238539695739746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2968043088912964},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.29599523544311523},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.26016342639923096},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2398528754711151},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2372319996356964},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.209829181432724},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.15381234884262085},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.14597922563552856}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7962120175361633},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5788971781730652},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5399641394615173},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5350623726844788},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4803977310657501},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.45024678111076355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4433198571205139},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4338434934616089},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41808727383613586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3834023177623749},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3633680045604706},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32655853033065796},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3238539695739746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2968043088912964},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.29599523544311523},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26016342639923096},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2398528754711151},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2372319996356964},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.209829181432724},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.15381234884262085},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.14597922563552856}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2023.3243150","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/jetcas.2023.3243150","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1776822698","https://openalex.org/W1864032062","https://openalex.org/W2017926762","https://openalex.org/W2106941563","https://openalex.org/W2163270290","https://openalex.org/W2706484349","https://openalex.org/W2899081829","https://openalex.org/W2963082845","https://openalex.org/W3160702425","https://openalex.org/W3162498735","https://openalex.org/W4205281498","https://openalex.org/W4289950746","https://openalex.org/W4299487805","https://openalex.org/W4311412495","https://openalex.org/W6638769890","https://openalex.org/W6639680632","https://openalex.org/W6750853391"],"related_works":["https://openalex.org/W188762367","https://openalex.org/W2246858803","https://openalex.org/W1017999001","https://openalex.org/W4361799621","https://openalex.org/W4252993849","https://openalex.org/W2774143721","https://openalex.org/W2109857948","https://openalex.org/W2151687972","https://openalex.org/W2170979950","https://openalex.org/W2039299085"],"abstract_inverted_index":{"This":[0,204],"is":[1,217,224],"the":[2,7,65,79,106,134,152,200,206],"first":[3],"work":[4],"that":[5,189],"employs":[6],"body":[8],"biasing":[9],"feature,":[10],"available":[11,225],"in":[12,64,105,212],"fully":[13],"depleted":[14],"silicon":[15],"on":[16,112,144],"insulator":[17],"(FDSOI)":[18],"technology":[19],"nodes,":[20],"to":[21,33,84,116,199],"build":[22,117],"CMOS-compatible":[23],"compact":[24],"majority":[25],"(MAJ)":[26],"and":[27,128,181],"minority":[28],"(MIN)":[29],"logic":[30,58],"gates.":[31,77,120],"Compared":[32],"their":[34],"CMOS":[35,146],"counterpart,":[36],"our":[37,137,176,209],"novel":[38,138],"MAJ/MIN":[39,55,82,119,140,210],"gates":[40,56,83,92,141,154,211],"exhibit":[41,192],"considerably":[42,130],"fewer":[43],"transistors,$\\boldsymbol":[44],"{2.3}":[45],"\\times":[46,49],"$and$\\boldsymbol":[47],"{2}":[48],"$,":[50],"respectively.":[51],"The":[52],"use":[53,80],"of":[54,81,151,208],"for":[57,169],"synthesis":[59,180],"has":[60,109,155],"been":[61,156],"widely":[62],"investigated":[63],"literature":[66],"since":[67],"any":[68],"function":[69],"can":[70],"be":[71],"realized":[72],"using":[73,98,158],"only":[74],"these":[75],"two":[76],"Nevertheless,":[78],"synthesize":[85],"circuits":[86,191],"remained":[87],"very":[88],"limited":[89],"because":[90],"such":[91,122],"are":[93,125,142],"area":[94],"hungry":[95],"when":[96],"implemented":[97],"conventional":[99],"standard":[100],"cells.":[101],"Therefore,":[102],"state-of-the-art":[103],"research":[104],"last":[107],"decade":[108],"extensively":[110],"focused":[111],"exploring":[113],"beyond-CMOS":[114],"technologies":[115,124],"alternative":[118],"However,":[121],"emerging":[123],"still":[126],"immature":[127],"suffering":[129],"from":[131],"variability.":[132],"On":[133],"other":[135],"hand,":[136],"FDSOI-based":[139],"based":[143],"mature":[145],"commercial":[147],"technologies.":[148],"Our":[149,221],"analysis":[150],"proposed":[153],"conducted":[157],"accurate":[159],"SPICE":[160],"simulations":[161],"with":[162],"an":[163,170,193],"industry-compact":[164],"transistor":[165],"model,":[166],"BSIM-IMG,":[167],"calibrated":[168],"industrial":[171],"14nm":[172],"FDSOI":[173],"technology.":[174],"Using":[175],"developed":[177],"MAJ/":[178],"MIN":[179],"error":[182],"injection":[183],"framework":[184,223],"called":[185],"MAJinBoo,":[186],"we":[187],"demonstrate":[188],"MAJ/MIN-based":[190],"outstanding":[194],"resiliency":[195],"against":[196],"errors":[197],"due":[198],"inherent":[201],"voting-based":[202],"computing.":[203],"encourages":[205],"employment":[207],"safety-critical":[213],"applications":[214],"where":[215],"reliability":[216],"a":[218],"prime":[219],"concern.":[220],"MAJinBoo":[222],"athttps://github.com/Brunno815/MAJinBoo.":[226]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}