{"id":"https://openalex.org/W4313555735","doi":"https://doi.org/10.1109/jetcas.2023.3234570","title":"Bias-Scalable Near-Memory CMOS Analog Processor for Machine Learning","display_name":"Bias-Scalable Near-Memory CMOS Analog Processor for Machine Learning","publication_year":2023,"publication_date":"2023-01-05","ids":{"openalex":"https://openalex.org/W4313555735","doi":"https://doi.org/10.1109/jetcas.2023.3234570"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2023.3234570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2023.3234570","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082721613","display_name":"Pratik Kumar","orcid":"https://orcid.org/0000-0003-2949-1301"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pratik Kumar","raw_affiliation_strings":["Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061192818","display_name":"Ankita Nandi","orcid":"https://orcid.org/0000-0003-4591-7675"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankita Nandi","raw_affiliation_strings":["Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034498144","display_name":"Shantanu Chakrabartty","orcid":"https://orcid.org/0000-0002-1688-6286"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Chakrabartty","raw_affiliation_strings":["Department of Electrical and Systems Engineering, Washington University in St. Louis, St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Systems Engineering, Washington University in St. Louis, St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085211717","display_name":"Chetan Singh Thakur","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chetan Singh Thakur","raw_affiliation_strings":["Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082721613"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":1.1711,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77288664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"13","issue":"1","first_page":"312","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7472823858261108},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.726828932762146},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.626238226890564},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4835033714771271},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45027580857276917},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.433838814496994},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39860671758651733},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.367664635181427},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1416013538837433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08913794159889221}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7472823858261108},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.726828932762146},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.626238226890564},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4835033714771271},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45027580857276917},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.433838814496994},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39860671758651733},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.367664635181427},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1416013538837433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08913794159889221},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2023.3234570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2023.3234570","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G147991775","display_name":null,"funder_award_id":"CRG/2021/005478","funder_id":"https://openalex.org/F4320329120","funder_display_name":"Impacting Research Innovation and Technology"},{"id":"https://openalex.org/G7224584702","display_name":null,"funder_award_id":"DST/IMP/2018/000550","funder_id":"https://openalex.org/F4320329120","funder_display_name":"Impacting Research Innovation and Technology"}],"funders":[{"id":"https://openalex.org/F4320329120","display_name":"Impacting Research Innovation and Technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1571482903","https://openalex.org/W1999533217","https://openalex.org/W2032280027","https://openalex.org/W2035371449","https://openalex.org/W2052017249","https://openalex.org/W2079826846","https://openalex.org/W2115252557","https://openalex.org/W2117715740","https://openalex.org/W2122965295","https://openalex.org/W2143165612","https://openalex.org/W2149992244","https://openalex.org/W2159689941","https://openalex.org/W2160509435","https://openalex.org/W2197405953","https://openalex.org/W2320696484","https://openalex.org/W2591601611","https://openalex.org/W2742167335","https://openalex.org/W2778345336","https://openalex.org/W2893632430","https://openalex.org/W2914672558","https://openalex.org/W2982340615","https://openalex.org/W3000025147","https://openalex.org/W3013080934","https://openalex.org/W3014166398","https://openalex.org/W3041897167","https://openalex.org/W3084623993","https://openalex.org/W3088773763","https://openalex.org/W3107080137","https://openalex.org/W3167631183","https://openalex.org/W3171486451","https://openalex.org/W4205805718","https://openalex.org/W4210678178","https://openalex.org/W4283074412","https://openalex.org/W6796478011","https://openalex.org/W6838507291","https://openalex.org/W6926368358"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2389214306","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2965083567","https://openalex.org/W2248394785","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"Bias-scalable":[0],"analog":[1,52,64],"computing":[2,53,65,123],"is":[3],"attractive":[4],"for":[5,19,28,34,98],"implementing":[6],"machine":[7],"learning":[8],"(ML)":[9],"processors":[10],"with":[11],"distinct":[12],"power-performance":[13],"specifications.":[14],"For":[15],"instance,":[16],"ML":[17,32,150],"implementations":[18,33],"server":[20],"workloads":[21],"are":[22,37],"focused":[23,38],"on":[24,39,147],"higher":[25],"computational":[26,145],"throughput":[27],"faster":[29],"training,":[30],"whereas":[31],"edge":[35],"devices":[36],"energy-efficient":[40],"inference.":[41],"In":[42,134],"this":[43,135],"paper,":[44,136],"we":[45,117,137],"demonstrate":[46,118,139],"the":[47,56,59,120,140],"implementation":[48],"of":[49,58,93,122,142],"bias-scalable":[50],"approximate":[51],"circuits":[54],"using":[55],"generalization":[57],"margin-propagation":[60],"principle":[61],"called":[62],"shape-based":[63],"(S-AC).":[66],"The":[67],"resulting":[68],"S-AC":[69],"core":[70],"integrates":[71],"several":[72],"near-memory":[73],"compute":[74,84],"elements,":[75],"which":[76,94],"include:":[77],"(a)":[78],"non-linear":[79],"activation":[80],"functions;":[81],"(b)":[82],"inner-product":[83],"circuits;":[85],"and":[86,130,144],"(c)":[87],"a":[88,113,148],"mixed-signal":[89],"compressive":[90],"memory,":[91],"all":[92],"can":[95],"be":[96],"scaled":[97],"performance":[99,121],"or":[100],"power":[101],"while":[102],"preserving":[103],"its":[104],"functionality.":[105],"Using":[106],"measured":[107],"results":[108],"from":[109],"prototypes":[110],"fabricated":[111],"in":[112,132],"180nm":[114],"CMOS":[115],"process,":[116],"that":[119],"modules":[124],"remains":[125],"robust":[126],"to":[127],"transistor":[128],"biasing":[129],"variations":[131],"temperature.":[133],"also":[138],"effect":[141],"bias-scalability":[143],"accuracy":[146],"simple":[149],"regression":[151],"task.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}