{"id":"https://openalex.org/W4285111918","doi":"https://doi.org/10.1109/jetcas.2022.3177577","title":"A Compute-in-Memory Hardware Accelerator Design With Back-End-of-Line (BEOL) Transistor Based Reconfigurable Interconnect","display_name":"A Compute-in-Memory Hardware Accelerator Design With Back-End-of-Line (BEOL) Transistor Based Reconfigurable Interconnect","publication_year":2022,"publication_date":"2022-05-23","ids":{"openalex":"https://openalex.org/W4285111918","doi":"https://doi.org/10.1109/jetcas.2022.3177577"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2022.3177577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2022.3177577","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021633981","display_name":"Yandong Luo","orcid":"https://orcid.org/0000-0001-8239-0492"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yandong Luo","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0001-8239-0492","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040063710","display_name":"Sourav Dutta","orcid":"https://orcid.org/0000-0001-5722-7909"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sourav Dutta","raw_affiliation_strings":["Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0001-5722-7909","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063505002","display_name":"Ankit Kaul","orcid":"https://orcid.org/0000-0003-0301-1349"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankit Kaul","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0301-1349","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044507102","display_name":"Muhannad S. Bakir","orcid":"https://orcid.org/0000-0002-0380-0842"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhannad Bakir","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036105393","display_name":"Suman Datta","orcid":"https://orcid.org/0000-0001-6044-5173"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suman Datta","raw_affiliation_strings":["Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0001-6044-5173","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0068-3652","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.2729,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.77849067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"12","issue":"2","first_page":"445","last_page":"457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.49835801124572754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4976389706134796},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.46005624532699585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43881526589393616},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.43563514947891235},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43468159437179565},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43004074692726135},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.39221930503845215},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32343101501464844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30553221702575684},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2771971821784973},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22353214025497437}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.49835801124572754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4976389706134796},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.46005624532699585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43881526589393616},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.43563514947891235},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43468159437179565},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43004074692726135},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.39221930503845215},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32343101501464844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30553221702575684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2771971821784973},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22353214025497437},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2022.3177577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2022.3177577","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1970734438","https://openalex.org/W2001505646","https://openalex.org/W2108880814","https://openalex.org/W2121732188","https://openalex.org/W2346205343","https://openalex.org/W2752340955","https://openalex.org/W2785609473","https://openalex.org/W2786159202","https://openalex.org/W2787453651","https://openalex.org/W2790925711","https://openalex.org/W2898878850","https://openalex.org/W2900128795","https://openalex.org/W2922487710","https://openalex.org/W2945146780","https://openalex.org/W2949619037","https://openalex.org/W2997869757","https://openalex.org/W3000301330","https://openalex.org/W3005619596","https://openalex.org/W3046502253","https://openalex.org/W3048606948","https://openalex.org/W3095256020","https://openalex.org/W3097655915","https://openalex.org/W3109808781","https://openalex.org/W3113256013","https://openalex.org/W3134195144","https://openalex.org/W3136117125","https://openalex.org/W3137059735","https://openalex.org/W3139113149","https://openalex.org/W3164011397","https://openalex.org/W3186631150","https://openalex.org/W3194056411","https://openalex.org/W6641045531","https://openalex.org/W6748144487","https://openalex.org/W6792660565"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W2072859060","https://openalex.org/W4400386354","https://openalex.org/W2135100917","https://openalex.org/W2058541779","https://openalex.org/W2120538654","https://openalex.org/W1632369502","https://openalex.org/W2971786152","https://openalex.org/W2288945810","https://openalex.org/W1980639873"],"abstract_inverted_index":{"Compute-in-memory":[0],"(CIM)":[1],"paradigm":[2],"using":[3],"ferroelectric":[4],"field":[5],"effect":[6],"transistor":[7],"(FeFET)":[8],"as":[9,193],"the":[10,32,35,43,58,74,92,116,154,171,186,194,198,204,222,252,257,266],"weight":[11],"element":[12,196],"is":[13,39,100,139,162,183,211,260],"projected":[14],"to":[15,42,76,102,105,115,164,214,265],"exhibit":[16],"excellent":[17],"energy":[18,239],"efficiency":[19,240],"for":[20,68,208,218],"accelerating":[21],"deep":[22],"neural":[23],"network":[24],"(DNN)":[25],"inference.":[26],"However,":[27],"two":[28],"challenges":[29],"exist.":[30],"On":[31,57,153,170],"technology":[33,52,155],"level,":[34,60,156,173],"chip":[36,249],"area":[37,112],"scaling":[38],"stalled":[40],"due":[41,114],"lack":[44],"of":[45,131,197],"logic":[46],"voltage":[47],"compatible":[48,144],"FeFET":[49,149,190,228],"at":[50],"leading-edge":[51],"node,":[53],"e.":[54],"g.":[55],"7nm.":[56],"system":[59,172],"CIM-based":[61],"inference":[62,94],"engine":[63],"designs":[64],"are":[65,151,191],"usually":[66],"customized":[67],"a":[69,97,127,132,174,231,242,269],"specific":[70],"DNN":[71,79,87],"model,":[72],"lacking":[73],"flexibility":[75],"support":[77],"different":[78,86,106,219],"models.":[80],"Besides,":[81],"communication":[82],"latency":[83,217,259],"varies":[84],"across":[85],"models":[88],"and":[89,148,189,200],"can":[90,109],"bound":[91],"total":[93],"latency.":[95],"Therefore,":[96],"reconfigurable":[98,117,136,175,254],"interconnect":[99,176,209,255,258],"desired":[101],"be":[103],"adaptive":[104],"workloads,":[107],"which":[108],"induce":[110],"high":[111],"cost":[113],"circuit":[118],"modules.":[119],"To":[120],"solve":[121],"these":[122],"issues,":[123],"in":[124,203],"this":[125],"work,":[126],"system-technology":[128],"co-design":[129],"(STCO)":[130],"monolithic":[133],"3D":[134],"(M3D)":[135],"CIM":[137],"accelerator":[138],"performed,":[140],"where":[141,185],"back-end-of-line":[142],"(BEOL)":[143],"oxide":[145,159],"channel":[146],"MOSFET":[147],"technologies":[150],"utilized.":[152],"W-doped":[157],"indium":[158],"(IWO)":[160],"NMOS":[161,188],"utilized":[163],"design":[165,177,229,246],"area-efficient":[166],"M3D":[167,226,234],"write":[168],"circuit.":[169],"that":[178],"inserts":[179],"workload-specific":[180],"express":[181],"link":[182],"proposed,":[184],"IWO-based":[187],"adopted":[192],"building":[195],"mux":[199],"crossbar":[201],"switch":[202],"router.":[205],"The":[206],"algorithm":[207],"configuration":[210],"also":[212],"devised":[213],"achieve":[215],"optimal":[216],"workloads.":[220],"From":[221],"system-level":[223],"evaluation":[224],"results,":[225],"IWO":[227],"(utilizing":[230],"hybrid":[232],"22nm/7nm":[233],"partition)":[235],"shows$3.1\\times":[236],"$times":[237],"higher":[238],"than":[241],"7nm":[243],"2D":[244],"SRAM":[245],"with":[247,268],"comparable":[248],"area.":[250],"With":[251],"proposed":[253],"scheme,":[256],"reduced":[261],"by":[262],"9%~32%":[263],"compared":[264],"baseline":[267],"regular":[270],"mesh":[271],"network.":[272]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}