{"id":"https://openalex.org/W3163905326","doi":"https://doi.org/10.1109/jetcas.2021.3127517","title":"PIM-DRAM: Accelerating Machine Learning Workloads Using Processing in Commodity DRAM","display_name":"PIM-DRAM: Accelerating Machine Learning Workloads Using Processing in Commodity DRAM","publication_year":2021,"publication_date":"2021-11-11","ids":{"openalex":"https://openalex.org/W3163905326","doi":"https://doi.org/10.1109/jetcas.2021.3127517","mag":"3163905326"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2021.3127517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2021.3127517","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2105.03736","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083686495","display_name":"Sourjya Roy","orcid":"https://orcid.org/0000-0002-6864-7738"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sourjya Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-6864-7738","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042118220","display_name":"Mustafa Ali","orcid":"https://orcid.org/0000-0002-4452-6464"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mustafa Ali","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-4452-6464","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04377269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"11","issue":"4","first_page":"701","last_page":"710"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8357388973236084},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6648722887039185},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6354740858078003},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6349706649780273},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5661613941192627},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5525616407394409},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4500459134578705},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4280989170074463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3746436834335327},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36667367815971375},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20811322331428528},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10959893465042114}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8357388973236084},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6648722887039185},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6354740858078003},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6349706649780273},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5661613941192627},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5525616407394409},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4500459134578705},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4280989170074463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3746436834335327},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36667367815971375},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20811322331428528},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10959893465042114},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/jetcas.2021.3127517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2021.3127517","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:2105.03736","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2105.03736","pdf_url":"https://arxiv.org/pdf/2105.03736","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:3163905326","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/2105.03736.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.2105.03736","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2105.03736","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2105.03736","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2105.03736","pdf_url":"https://arxiv.org/pdf/2105.03736","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1922655562","https://openalex.org/W1981220134","https://openalex.org/W1982685588","https://openalex.org/W2164586147","https://openalex.org/W2170257519","https://openalex.org/W2518511512","https://openalex.org/W2605347906","https://openalex.org/W2606722458","https://openalex.org/W2622148586","https://openalex.org/W2626991402","https://openalex.org/W2765234579","https://openalex.org/W2766489088","https://openalex.org/W2809205380","https://openalex.org/W2980688670","https://openalex.org/W3016765354","https://openalex.org/W3100710793","https://openalex.org/W3155004489","https://openalex.org/W4242495425","https://openalex.org/W4246587277","https://openalex.org/W6640090968"],"related_works":["https://openalex.org/W3214176793","https://openalex.org/W2897709121","https://openalex.org/W2489529491","https://openalex.org/W2983581636","https://openalex.org/W2106416456","https://openalex.org/W3104009433","https://openalex.org/W2795397963","https://openalex.org/W2407224321","https://openalex.org/W2588588197","https://openalex.org/W3087945586","https://openalex.org/W3186076368","https://openalex.org/W3135380350","https://openalex.org/W2142119745","https://openalex.org/W2801415324","https://openalex.org/W2101537389","https://openalex.org/W2118044792","https://openalex.org/W1981259316","https://openalex.org/W2089600548","https://openalex.org/W2293187976","https://openalex.org/W2512425683"],"abstract_inverted_index":{"Deep":[0],"Neural":[1],"Networks":[2],"(DNNs)":[3],"have":[4,33],"transformed":[5],"the":[6,62,70,74,89,136,156,163,171,191],"field":[7],"of":[8,31,69,193,200],"machine":[9],"learning":[10],"(ML)":[11],"and":[12,23,42,129,147,166,175],"are":[13],"widely":[14,35],"deployed":[15],"in":[16,73,78,118,195],"many":[17],"applications":[18],"involving":[19],"image,":[20],"video,":[21],"speech":[22],"natural":[24],"language":[25],"processing.":[26],"The":[27,121],"increasing":[28],"compute":[29],"demands":[30],"DNNs":[32,154,168],"been":[34],"addressed":[36],"through":[37],"Graphics":[38],"Processing":[39,77],"Units":[40],"(GPUs)":[41],"specialized":[43],"accelerators.":[44],"However,":[45],"as":[46,66,84],"model":[47],"sizes":[48],"grow,":[49],"these":[50],"von":[51],"Neumann":[52],"architectures":[53],"require":[54,132],"very":[55],"high":[56],"off-chip":[57],"memory":[58,79,90,196],"bandwidth":[59],"to":[60,88,112,135,181],"keep":[61],"processing":[63,194],"elements":[64],"utilized,":[65],"a":[67,85,101,142,148],"majority":[68],"data":[71,149,176],"resides":[72],"main":[75],"memory.":[76],"is":[80],"actively":[81],"being":[82],"explored":[83],"promising":[86],"solution":[87],"wall":[91],"bottleneck":[92],"for":[93,152,197],"ML":[94,119],"workloads.":[95,120],"In":[96],"this":[97],"work,":[98],"we":[99,140],"propose":[100],"new":[102],"DRAM-based":[103,143],"processing-in-memory":[104],"(PIM)":[105],"multiplication":[106,123],"primitive":[107,124],"coupled":[108],"with":[109],"intra-bank":[110],"accumulation":[111],"accelerate":[113],"matrix":[114],"vector":[115],"multiply":[116],"operations":[117],"proposed":[122,157,172],"adds":[125],"<1%":[126],"area":[127],"overhead":[128],"does":[130],"not":[131],"any":[133],"change":[134],"DRAM":[137],"peripherals.":[138],"Subsequently,":[139],"design":[141],"PIM":[144],"architecture":[145],"(PIM-DRAM)":[146],"mapping":[150],"scheme":[151],"executing":[153],"on":[155,162],"architecture.":[158],"System":[159],"evaluations":[160],"performed":[161],"AlexNet,":[164],"VGG16":[165],"ResNet18":[167],"show":[169],"that":[170],"architecture,":[173],"mapping,":[174],"flow":[177],"can":[178],"provide":[179],"up":[180],"19.5x":[182],"speedup":[183],"over":[184],"an":[185],"NVIDIA":[186],"Titan":[187],"Xp":[188],"GPU,":[189],"highlighting":[190],"potential":[192],"future":[198],"generations":[199],"DNN":[201],"hardware.":[202]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}