{"id":"https://openalex.org/W3157916761","doi":"https://doi.org/10.1109/jetcas.2021.3077887","title":"Dual-Hiding Side-Channel-Attack Resistant FPGA-Based Asynchronous-Logic AES: Design, Countermeasures and Evaluation","display_name":"Dual-Hiding Side-Channel-Attack Resistant FPGA-Based Asynchronous-Logic AES: Design, Countermeasures and Evaluation","publication_year":2021,"publication_date":"2021-05-06","ids":{"openalex":"https://openalex.org/W3157916761","doi":"https://doi.org/10.1109/jetcas.2021.3077887","mag":"3157916761"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2021.3077887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2021.3077887","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstream/10356/151198/2/Dual-Hiding%20Side-Channel-Attack%20Resistant%20FPGA-Based%20Asynchronous-Logic%20AES%20-%20Design%2c%20Countermeasures%20and%20Evaluation.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0003-1512-2003","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076369343","display_name":"Jun-Sheng Ng","orcid":"https://orcid.org/0000-0001-6933-9799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Jun-Sheng Ng","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0001-6933-9799","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101465485","display_name":"Juncheng Chen","orcid":"https://orcid.org/0000-0001-8047-0691"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Juncheng Chen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088626085","display_name":"Ne Kyaw Zwa Lwin","orcid":"https://orcid.org/0000-0001-7506-0380"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ne Kyaw Zwa Lwin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0001-7506-0380","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065540580","display_name":"Nay Aung Kyaw","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Nay Aung Kyaw","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-0589-3480","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0003-0991-8339","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-3222-2885","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5073268696"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":4.0595,"has_fulltext":true,"cited_by_count":36,"citation_normalized_percentile":{"value":0.94732389,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"11","issue":"2","first_page":"343","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6519094705581665},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.555124819278717},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5328279733657837},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.4814857244491577},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.47349557280540466},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4607904851436615},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4558590054512024},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4365577697753906},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.41277217864990234},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4111965298652649},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37560001015663147},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.27283021807670593},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2223508358001709}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6519094705581665},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.555124819278717},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5328279733657837},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.4814857244491577},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.47349557280540466},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4607904851436615},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4558590054512024},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4365577697753906},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.41277217864990234},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4111965298652649},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37560001015663147},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.27283021807670593},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2223508358001709},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jetcas.2021.3077887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2021.3077887","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/151198","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/151198","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/151198/2/Dual-Hiding%20Side-Channel-Attack%20Resistant%20FPGA-Based%20Asynchronous-Logic%20AES%20-%20Design%2c%20Countermeasures%20and%20Evaluation.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":{"id":"pmh:oai:dr.ntu.edu.sg:10356/151198","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/151198","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/151198/2/Dual-Hiding%20Side-Channel-Attack%20Resistant%20FPGA-Based%20Asynchronous-Logic%20AES%20-%20Design%2c%20Countermeasures%20and%20Evaluation.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5298969164","display_name":null,"funder_award_id":"NRF2018NCR-NCR002-001","funder_id":"https://openalex.org/F4320320709","funder_display_name":"National Research Foundation Singapore"},{"id":"https://openalex.org/G8543735149","display_name":null,"funder_award_id":"NRF2018NCR-NCR002","funder_id":"https://openalex.org/F4320320709","funder_display_name":"National Research Foundation Singapore"},{"id":"https://openalex.org/G948843317","display_name":null,"funder_award_id":"NRF2018NCR-NCR002-001","funder_id":"https://openalex.org/F4320320671","funder_display_name":"National Research Foundation"}],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320320709","display_name":"National Research Foundation Singapore","ror":"https://ror.org/03cpyc314"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3157916761.pdf","grobid_xml":"https://content.openalex.org/works/W3157916761.grobid-xml"},"referenced_works_count":47,"referenced_works":["https://openalex.org/W1506423869","https://openalex.org/W1549320745","https://openalex.org/W1602420333","https://openalex.org/W1607006990","https://openalex.org/W1676092125","https://openalex.org/W1971186133","https://openalex.org/W1980009100","https://openalex.org/W1980800274","https://openalex.org/W1987134536","https://openalex.org/W1997786207","https://openalex.org/W1999470423","https://openalex.org/W2018257140","https://openalex.org/W2043507797","https://openalex.org/W2045008841","https://openalex.org/W2053832511","https://openalex.org/W2076432462","https://openalex.org/W2077965840","https://openalex.org/W2084717000","https://openalex.org/W2091604856","https://openalex.org/W2100734746","https://openalex.org/W2102653533","https://openalex.org/W2103002136","https://openalex.org/W2116406812","https://openalex.org/W2128739788","https://openalex.org/W2144630005","https://openalex.org/W2150010995","https://openalex.org/W2150872535","https://openalex.org/W2171596107","https://openalex.org/W2172070324","https://openalex.org/W2292863007","https://openalex.org/W2487142227","https://openalex.org/W2758674407","https://openalex.org/W2799920367","https://openalex.org/W2804635567","https://openalex.org/W2885630459","https://openalex.org/W2888469969","https://openalex.org/W2889579243","https://openalex.org/W2900861686","https://openalex.org/W2974820819","https://openalex.org/W2982381884","https://openalex.org/W2993973109","https://openalex.org/W3000075903","https://openalex.org/W3008936728","https://openalex.org/W3011108027","https://openalex.org/W3109014748","https://openalex.org/W4231098049","https://openalex.org/W6635937959"],"related_works":["https://openalex.org/W4253685677","https://openalex.org/W2029006445","https://openalex.org/W4255075415","https://openalex.org/W1547461401","https://openalex.org/W2130407297","https://openalex.org/W3152035646","https://openalex.org/W2052912526","https://openalex.org/W2107571798","https://openalex.org/W2547340157","https://openalex.org/W1770813706"],"abstract_inverted_index":{"We":[0,134],"present":[1],"a":[2,63,70,75,127],"side-channel-attack":[3],"(SCA)":[4],"resistant":[5],"asynchronous-logic":[6],"(async-logic)":[7],"Advanced":[8],"Encryption":[9],"Standard":[10],"(AES)":[11],"accelerator":[12,117,140,167],"with":[13,43,188],"dual-hiding":[14,81],"SCA":[15,82,110],"countermeasures,":[16],"i.e.":[17],"the":[18,24,48,80,92,124,150,169,177],"amplitude":[19],"moderation":[20,26],"(vertical":[21],"dimension)":[22],"and":[23,74,101,122,187,194],"time":[25],"(horizontal":[27],"dimension).":[28],"There":[29],"are":[30],"five":[31],"contributions":[32],"in":[33,51],"this":[34],"paper.":[35],"First,":[36],"we":[37,55,68,90,106],"propose":[38,69],"an":[39],"async-logic":[40,86,93,115,138,165,171],"design":[41,94,173],"flow":[42,95],"relative":[44],"timing":[45],"to":[46,61,78],"simplify":[47],"AES":[49,87,116,129,139,166,172],"realization":[50],"Field-Programmable-Gate-Array":[52],"(FPGA).":[53],"Second,":[54],"optimize":[56],"completion":[57],"detection":[58],"circuits":[59],"therein":[60],"achieve":[62],"low":[64],"power/overhead":[65],"solution.":[66],"Third,":[67],"randomized":[71],"delay-line":[72],"control":[73,77],"data-propagation":[76],"amplify":[79],"countermeasures":[83],"for":[84,113],"our":[85,114,137,161,164],"accelerator.":[88],"Fourth,":[89],"validate":[91],"based":[96,130],"on":[97,118,131],"two":[98,120],"commercially-available":[99],"Sakura-X":[100],"Arty-A7":[102],"FPGA":[103],"boards.":[104],"Fifth,":[105],"comprehensively":[107,175],"evaluate":[108],"74":[109],"attacking":[111,182],"models":[112],"these":[119],"boards,":[121],"compare":[123],"results":[125],"against":[126],"benchmarking":[128],"synchronous-logic":[132],"(sync-logic).":[133],"show":[135],"that":[136],"is":[141,153,168],"unbreakable":[142],"within":[143,155],"1":[144],"million":[145],"electromagnetic":[146],"(EM)":[147],"traces":[148],"where":[149],"sync-logic":[151],"counterpart":[152],"breakable":[154],"<;":[156],"30K":[157],"EM":[158],"traces.":[159],"To":[160],"best":[162],"knowledge,":[163],"first":[170],"evaluated":[174],"at":[176,180],"first/last":[178],"round,":[179],"various":[181,189],"locations":[183],"(i.e.":[184],"before/after":[185],"Substitute-Box),":[186],"Hamming":[190],"weight/distance,":[191],"bit":[192],"model,":[193],"zero-model":[195],"of":[196],"SCAs.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}