{"id":"https://openalex.org/W3111847369","doi":"https://doi.org/10.1109/jetcas.2020.3030542","title":"Reconfigurable Smart In-Memory Computing Platform Supporting Logic and Binarized Neural Networks for Low-Power Edge Devices","display_name":"Reconfigurable Smart In-Memory Computing Platform Supporting Logic and Binarized Neural Networks for Low-Power Edge Devices","publication_year":2020,"publication_date":"2020-10-13","ids":{"openalex":"https://openalex.org/W3111847369","doi":"https://doi.org/10.1109/jetcas.2020.3030542","mag":"3111847369"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2020.3030542","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2020.3030542","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1227674","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080752925","display_name":"Tommaso Zanotti","orcid":"https://orcid.org/0000-0002-4145-8830"},"institutions":[{"id":"https://openalex.org/I4210161797","display_name":"Ferrari (Italy)","ror":"https://ror.org/05p859a12","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210161797"]},{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Tommaso Zanotti","raw_affiliation_strings":["Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","Dipartimento di Ingegneria \"Enzo Ferrari,\" Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]},{"raw_affiliation_string":"Dipartimento di Ingegneria \"Enzo Ferrari,\" Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577","https://openalex.org/I4210161797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021479723","display_name":"Francesco Maria Puglisi","orcid":"https://orcid.org/0000-0001-6178-2614"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]},{"id":"https://openalex.org/I4210161797","display_name":"Ferrari (Italy)","ror":"https://ror.org/05p859a12","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210161797"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Maria Puglisi","raw_affiliation_strings":["Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","Dipartimento di Ingegneria \"Enzo Ferrari,\" Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]},{"raw_affiliation_string":"Dipartimento di Ingegneria \"Enzo Ferrari,\" Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577","https://openalex.org/I4210161797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005663559","display_name":"Paolo Pavan","orcid":"https://orcid.org/0000-0001-5420-1797"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]},{"id":"https://openalex.org/I4210161797","display_name":"Ferrari (Italy)","ror":"https://ror.org/05p859a12","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210161797"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Pavan","raw_affiliation_strings":["Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","Dipartimento di Ingegneria \"Enzo Ferrari,\" Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria \u201cEnzo Ferrari,\u201d Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]},{"raw_affiliation_string":"Dipartimento di Ingegneria \"Enzo Ferrari,\" Universit\u00e0 di Modena e Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577","https://openalex.org/I4210161797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5080752925"],"corresponding_institution_ids":["https://openalex.org/I122346577","https://openalex.org/I4210161797"],"apc_list":null,"apc_paid":null,"fwci":1.9705,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.868847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"10","issue":"4","first_page":"478","last_page":"487"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7616977691650391},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6852784752845764},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6512458920478821},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.617225170135498},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5969600677490234},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.589965283870697},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5681724548339844},{"id":"https://openalex.org/keywords/edge-computing","display_name":"Edge computing","score":0.5600230693817139},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.4936286211013794},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4931620955467224},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43560537695884705},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43209755420684814},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4273904263973236},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4238240718841553},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.419478178024292},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.41848549246788025},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.41082507371902466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3763849139213562},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.333737313747406},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.329230397939682},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.24580708146095276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24441322684288025},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23355543613433838},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18419644236564636},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12334179878234863},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1071280837059021},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08702388405799866}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7616977691650391},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6852784752845764},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6512458920478821},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.617225170135498},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5969600677490234},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.589965283870697},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5681724548339844},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.5600230693817139},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.4936286211013794},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4931620955467224},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43560537695884705},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43209755420684814},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4273904263973236},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4238240718841553},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.419478178024292},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.41848549246788025},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.41082507371902466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3763849139213562},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.333737313747406},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.329230397939682},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.24580708146095276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24441322684288025},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23355543613433838},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18419644236564636},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12334179878234863},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1071280837059021},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08702388405799866},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jetcas.2020.3030542","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2020.3030542","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:iris.unimore.it:11380/1227674","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1227674","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1227674","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1227674","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W205636095","https://openalex.org/W1987760418","https://openalex.org/W2004640050","https://openalex.org/W2025674646","https://openalex.org/W2038619757","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2083640863","https://openalex.org/W2093030849","https://openalex.org/W2116801323","https://openalex.org/W2120000030","https://openalex.org/W2122148191","https://openalex.org/W2142785265","https://openalex.org/W2172307690","https://openalex.org/W2267635276","https://openalex.org/W2307089955","https://openalex.org/W2407339173","https://openalex.org/W2462963692","https://openalex.org/W2527034024","https://openalex.org/W2761437135","https://openalex.org/W2761857919","https://openalex.org/W2765843240","https://openalex.org/W2772386872","https://openalex.org/W2803197370","https://openalex.org/W2806113867","https://openalex.org/W2887561955","https://openalex.org/W2889491624","https://openalex.org/W2896474101","https://openalex.org/W2899486927","https://openalex.org/W2900872097","https://openalex.org/W2912358078","https://openalex.org/W2913107651","https://openalex.org/W2943231506","https://openalex.org/W2953855164","https://openalex.org/W2959926868","https://openalex.org/W2985586802","https://openalex.org/W3002756347","https://openalex.org/W3005811546","https://openalex.org/W3006528850","https://openalex.org/W3012143325","https://openalex.org/W3016579596","https://openalex.org/W3018451868","https://openalex.org/W3039182055","https://openalex.org/W3099078529","https://openalex.org/W3105314631","https://openalex.org/W4251155475","https://openalex.org/W4295262505","https://openalex.org/W6693397755"],"related_works":["https://openalex.org/W3137037072","https://openalex.org/W4225907024","https://openalex.org/W4308870977","https://openalex.org/W2983750276","https://openalex.org/W3164445786","https://openalex.org/W2802367674","https://openalex.org/W2912892722","https://openalex.org/W2993390155","https://openalex.org/W1589728323","https://openalex.org/W2562493617"],"abstract_inverted_index":{"Edge":[0],"computing":[1,34,226],"has":[2,85],"been":[3,86],"shown":[4,89],"to":[5,90,111,142,218],"be":[6],"a":[7,48,77,101],"promising":[8,49],"solution":[9,50],"that":[10,206],"could":[11,229],"relax":[12],"the":[13,17,21,42,52,69,83,92,114,123,130,143,153,166,177,183,201,219,222,232],"burden":[14],"imposed":[15],"onto":[16],"network":[18],"infrastructure":[19],"by":[20,27,68],"increasing":[22],"amount":[23],"of":[24,54,95,116,126,133,152,179,185,214,221,234],"data":[25],"produced":[26],"smart":[28,78],"devices.":[29],"However,":[30],"reconfigurable":[31,56,224],"ultra-low":[32],"power":[33],"architectures":[35],"are":[36,47,163],"needed.":[37],"RRAM":[38,103,109],"devices":[39,134],"together":[40],"with":[41,240],"material":[43],"implication":[44],"logic":[45,127],"(IMPLY)":[46],"for":[51,182],"development":[53],"low-power":[55],"logic-in-memory":[57],"(LiM)":[58],"hardware.":[59],"Nevertheless,":[60],"traditional":[61,96],"approaches":[62],"suffer":[63],"from":[64,200],"several":[65],"issues":[66,94],"introduced":[67],"circuit":[70],"topology":[71],"and":[72,88,190,228],"device":[73],"non-idealities.":[74],"Recently,":[75],"SIMPLY,":[76],"LiM":[79],"architecture":[80],"based":[81],"on":[82,107,129,157],"IMPLY,":[84],"proposed":[87],"solve":[91],"common":[93],"architectures.":[97],"Here,":[98],"we":[99],"use":[100],"physics-based":[102],"compact":[104],"model":[105],"calibrated":[106],"three":[108],"technologies":[110],"further":[112],"analyze":[113],"performance":[115,193,233],"SIMPLY":[117,147,174],"in":[118],"typical":[119],"operating":[120],"conditions,":[121],"when":[122,160],"repeated":[124],"execution":[125],"operation":[128],"same":[131],"group":[132],"is":[135,209],"considered.":[136],"The":[137,203],"results":[138,204],"show":[139,172],"that,":[140],"compared":[141,217],"conventional":[144],"IMPLY":[145],"architecture,":[146],"spares":[148],"more":[149,210],"than":[150,211],"40%":[151],"high":[154],"voltage":[155],"pulses":[156],"average":[158],"even":[159],"complex":[161],"operations":[162,180],"considered":[164],"(e.g.,":[165],"1-bit":[167],"half":[168],"adder).":[169],"We":[170],"also":[171],"how":[173],"can":[175],"implement":[176],"set":[178],"required":[181],"implementation":[184],"Binarized":[186],"Neural":[187],"Networks":[188],"(BNN)":[189],"benchmark":[191],"its":[192],"against":[194],"other":[195],"memristor-based":[196],"BNN":[197,236],"in-memory":[198,225],"accelerator":[199],"literature.":[202],"suggest":[205],"our":[207],"approach":[208,227],"two":[212],"orders":[213],"magnitude":[215],"efficient":[216],"state":[220],"art":[223],"potentially":[230],"reach":[231],"specialized":[235],"analog":[237],"hardware":[238],"accelerators":[239],"appropriate":[241],"device-circuit":[242],"co-design":[243],"strategies.":[244]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}