{"id":"https://openalex.org/W2294660543","doi":"https://doi.org/10.1109/jetcas.2016.2529507","title":"Guest Editorial Emerging Topics in Multiple-Valued Logic and Its Applications","display_name":"Guest Editorial Emerging Topics in Multiple-Valued Logic and Its Applications","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2294660543","doi":"https://doi.org/10.1109/jetcas.2016.2529507","mag":"2294660543"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2016.2529507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2016.2529507","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"editorial","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024704337","display_name":"Vincent Gaudet","orcid":"https://orcid.org/0000-0002-5534-0825"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Vincent Gaudet","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110568765","display_name":"Jon T. Butler","orcid":null},"institutions":[{"id":"https://openalex.org/I35364215","display_name":"Naval Postgraduate School","ror":"https://ror.org/033yfkj90","country_code":"US","type":"education","lineage":["https://openalex.org/I1330347796","https://openalex.org/I3130687028","https://openalex.org/I35364215"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jon T. Butler","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Naval Postgraduate School, Monterey, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Naval Postgraduate School, Monterey, CA, USA","institution_ids":["https://openalex.org/I35364215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004214923","display_name":"Robert Wille","orcid":"https://orcid.org/0000-0002-4993-7860"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Robert Wille","raw_affiliation_strings":["Department of Computer Science, Johannes Kepler University, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069532722","display_name":"Naofumi Homma","orcid":"https://orcid.org/0000-0003-0864-3126"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naofumi Homma","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024704337"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.1861,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55162262,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":"1","first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5986999869346619,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5986999869346619,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13748","display_name":"Advanced Statistical Modeling Techniques","score":0.062300000339746475,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6651943922042847},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6343570947647095},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6206488013267517},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.600448727607727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5107505321502686},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.47541671991348267},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.47138577699661255},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.46927276253700256},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4527575671672821},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.368030309677124},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.32919037342071533},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32445651292800903},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.27261173725128174},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2604772746562958},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.25584375858306885},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18073320388793945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1802891194820404},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09332314133644104}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6651943922042847},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6343570947647095},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6206488013267517},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.600448727607727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5107505321502686},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.47541671991348267},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.47138577699661255},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.46927276253700256},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4527575671672821},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.368030309677124},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32919037342071533},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32445651292800903},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27261173725128174},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2604772746562958},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.25584375858306885},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18073320388793945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1802891194820404},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09332314133644104},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2016.2529507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2016.2529507","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W31901315","https://openalex.org/W1966813202","https://openalex.org/W2016991483","https://openalex.org/W2021024183","https://openalex.org/W2021714653","https://openalex.org/W2035087559","https://openalex.org/W2055411146","https://openalex.org/W2088083354","https://openalex.org/W2213235058","https://openalex.org/W2221186049","https://openalex.org/W6601223757","https://openalex.org/W6654737077","https://openalex.org/W6655559396","https://openalex.org/W6655678623","https://openalex.org/W6664188284","https://openalex.org/W6667292314","https://openalex.org/W6672659195"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W1593362825","https://openalex.org/W2021357106","https://openalex.org/W2155174752","https://openalex.org/W2082591327","https://openalex.org/W2991771859","https://openalex.org/W2158157809","https://openalex.org/W1601832081","https://openalex.org/W2006855068"],"abstract_inverted_index":{"The":[0],"papers":[1],"in":[2,10,54,74],"this":[3],"special":[4],"section":[5],"focus":[6],"on":[7],"emerging":[8],"concepts":[9],"multiple-valued":[11],"logic":[12,24,33,39,48],"(MVL).":[13],"MVL":[14,67],"is":[15],"considered":[16],"by":[17],"some":[18],"to":[19,42,61],"be":[20],"the":[21,36],"study":[22],"of":[23,38,45],"systems":[25],"that":[26,66],"process":[27,62],"more":[28],"than":[29],"two":[30],"values.":[31],"In":[32],"circuits,":[34],"raising":[35],"number":[37],"values":[40],"leads":[41],"more-efficient":[43],"use":[44],"interconnect":[46],"and":[47,58],"device":[49],"area,":[50],"at":[51],"a":[52],"cost":[53],"degraded":[55],"noise":[56],"margin":[57],"reduced":[59],"tolerance":[60],"variations.":[63],"Many":[64],"consider":[65],"also":[68],"includes":[69],"binary":[70],"logic,":[71],"albeit":[72],"realized":[73],"unconventional":[75],"ways.":[76]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}