{"id":"https://openalex.org/W2295280532","doi":"https://doi.org/10.1109/jetcas.2016.2528721","title":"Hardware Implementation of Associative Memories Based on Multiple-Valued Sparse Clustered Networks","display_name":"Hardware Implementation of Associative Memories Based on Multiple-Valued Sparse Clustered Networks","publication_year":2016,"publication_date":"2016-02-25","ids":{"openalex":"https://openalex.org/W2295280532","doi":"https://doi.org/10.1109/jetcas.2016.2528721","mag":"2295280532"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2016.2528721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2016.2528721","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049740452","display_name":"Naoya Onizawa","orcid":"https://orcid.org/0000-0002-4855-7081"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Naoya Onizawa","raw_affiliation_strings":["Frontier Research Institute of Interdisciplinary Sciences, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Frontier Research Institute of Interdisciplinary Sciences, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048901169","display_name":"Hooman Jarollahi","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hooman Jarollahi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091600002","display_name":"Warren J. Gross","orcid":"https://orcid.org/0000-0002-6226-6037"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Warren J. Gross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5049740452"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.6465,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65465408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"6","issue":"1","first_page":"13","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9728999733924866,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9728999733924866,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13062","display_name":"Cognitive Computing and Networks","score":0.9564999938011169,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.6935422420501709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6160993576049805},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5638564825057983},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5318975448608398},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.5218507051467896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3447940945625305},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34385859966278076},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19649338722229004},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14790552854537964},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.13424023985862732}],"concepts":[{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.6935422420501709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6160993576049805},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5638564825057983},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5318975448608398},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.5218507051467896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3447940945625305},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34385859966278076},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19649338722229004},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14790552854537964},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.13424023985862732},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2016.2528721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2016.2528721","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320335153","display_name":"Research Institute of Electrical Communication, Tohoku University","ror":"https://ror.org/01dq60k83"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1840430108","https://openalex.org/W1968145044","https://openalex.org/W1977602574","https://openalex.org/W1983604042","https://openalex.org/W1986214719","https://openalex.org/W2017191357","https://openalex.org/W2025967251","https://openalex.org/W2028265666","https://openalex.org/W2037808679","https://openalex.org/W2055611966","https://openalex.org/W2055898521","https://openalex.org/W2062279934","https://openalex.org/W2064254772","https://openalex.org/W2068604888","https://openalex.org/W2069885283","https://openalex.org/W2084272545","https://openalex.org/W2086523057","https://openalex.org/W2097316066","https://openalex.org/W2097703969","https://openalex.org/W2103271572","https://openalex.org/W2107458734","https://openalex.org/W2121160181","https://openalex.org/W2128084896","https://openalex.org/W2130622795","https://openalex.org/W2149946537","https://openalex.org/W2163491516","https://openalex.org/W2164939341","https://openalex.org/W2169801078","https://openalex.org/W3099834229","https://openalex.org/W3103704822","https://openalex.org/W6685169983"],"related_works":["https://openalex.org/W2046912830","https://openalex.org/W1989420504","https://openalex.org/W279701215","https://openalex.org/W2137740981","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W3145837419","https://openalex.org/W2107697999","https://openalex.org/W1984090010","https://openalex.org/W1902246517"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"algorithms":[3],"and":[4,28,167,214],"hardware":[5],"implementations":[6],"of":[7,82,93,101,109,132,151,195,206],"associative":[8,21],"memories":[9,22],"based":[10],"on":[11,169],"multiple-valued":[12,79,103],"sparse":[13],"clustered":[14],"networks":[15],"(MV-SCNs).":[16],"SCNs":[17,162,191,201,209],"are":[18,163,183],"recently-introduced":[19],"binary-weighted":[20,44,59,117,190],"that":[23,179,205],"significantly":[24],"improve":[25],"the":[26,32,40,52,58,73,75,83,87,91,102,107,111,116,122,126,144,148,160,180,188,193,199,207,211],"storage":[27],"retrieval":[29,54],"capabilities":[30],"over":[31],"prior":[33],"state-of-the":[34],"art.":[35],"However,":[36],"deleting":[37,110],"or":[38],"updating":[39],"messages":[41,88],"stored":[42],"in":[43,47,51,96,158,198],"connections":[45,60,81,105,113],"result":[46],"a":[48,97,120],"significant":[49],"increase":[50],"data":[53,67],"error":[55,127],"probability":[56,108],"as":[57,192],"deleted":[61,140],"may":[62],"be":[63],"shared":[64,112],"for":[65,85,134],"several":[66],"patterns.":[68],"In":[69],"order":[70,131],"to":[71,115,143],"address":[72],"problem,":[74],"proposed":[76,123,161,181,200],"algorithm":[77,124,146],"exploits":[78],"weighted":[80,104],"network":[84,137],"storing":[86],"while":[89],"maintaining":[90],"number":[92,194],"computation":[94,196],"nodes":[95,197],"cluster.":[98],"The":[99,175],"use":[100],"reduces":[106],"compared":[114,142],"connections.":[118],"As":[119],"result,":[121],"lowers":[125],"rate":[128],"by":[129],"an":[130],"magnitude":[133],"our":[135],"sample":[136],"with":[138,210],"60%":[139],"contents":[141],"conventional":[145,189,208],"when":[147],"same":[149],"amount":[150],"memory":[152,215],"is":[153,202],"used.":[154],"For":[155],"performance":[156],"comparisons":[157],"hardware,":[159],"designed":[164],"using":[165],"Verilog-HDL":[166],"synthesized":[168],"TSMC":[170],"65":[171],"nm":[172],"CMOS":[173],"technology.":[174],"synthesis":[176],"results":[177],"show":[178],"MV-SCNs":[182],"around":[184],"10%":[185],"smaller":[186,203],"than":[187,204],"comparable":[212],"speed":[213],"size.":[216]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}