{"id":"https://openalex.org/W2220593183","doi":"https://doi.org/10.1109/jetcas.2015.2426511","title":"Factored Forms for Memristive Material Implication Stateful Logic","display_name":"Factored Forms for Memristive Material Implication Stateful Logic","publication_year":2015,"publication_date":"2015-05-15","ids":{"openalex":"https://openalex.org/W2220593183","doi":"https://doi.org/10.1109/jetcas.2015.2426511","mag":"2220593183"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2015.2426511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2015.2426511","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105354099","display_name":"Vinicius Callegaro","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Callegaro","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076835601","display_name":"Mayler G. A. Martins","orcid":"https://orcid.org/0000-0002-2848-2190"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mayler G. A. Martins","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.9718,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.794827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"5","issue":"2","first_page":"267","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.935639500617981},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7727115750312805},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6120374798774719},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5042778253555298},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4446238875389099},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4221435487270355},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.40354597568511963},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31154245138168335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1078779399394989},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09152424335479736}],"concepts":[{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.935639500617981},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7727115750312805},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6120374798774719},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5042778253555298},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4446238875389099},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4221435487270355},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.40354597568511963},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31154245138168335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1078779399394989},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09152424335479736},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2015.2426511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2015.2426511","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W617097378","https://openalex.org/W1813987048","https://openalex.org/W1970645895","https://openalex.org/W1973133171","https://openalex.org/W1990306796","https://openalex.org/W1994082062","https://openalex.org/W1997538750","https://openalex.org/W2004640050","https://openalex.org/W2011971193","https://openalex.org/W2018094844","https://openalex.org/W2018774711","https://openalex.org/W2025674646","https://openalex.org/W2025828180","https://openalex.org/W2028017029","https://openalex.org/W2032575251","https://openalex.org/W2036687738","https://openalex.org/W2039362187","https://openalex.org/W2043274724","https://openalex.org/W2044645265","https://openalex.org/W2045009304","https://openalex.org/W2051601318","https://openalex.org/W2059126686","https://openalex.org/W2061071837","https://openalex.org/W2066280488","https://openalex.org/W2066539612","https://openalex.org/W2066670907","https://openalex.org/W2073273918","https://openalex.org/W2075056947","https://openalex.org/W2081729575","https://openalex.org/W2083298190","https://openalex.org/W2094452907","https://openalex.org/W2102216069","https://openalex.org/W2106343578","https://openalex.org/W2111173832","https://openalex.org/W2112181056","https://openalex.org/W2126480274","https://openalex.org/W2135340605","https://openalex.org/W2136288682","https://openalex.org/W2137249916","https://openalex.org/W2141071915","https://openalex.org/W2144277812","https://openalex.org/W2149055332","https://openalex.org/W2155952358","https://openalex.org/W2161330443","https://openalex.org/W2162651880","https://openalex.org/W2170095368","https://openalex.org/W3099125816"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2041787842"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"the":[3,58],"utilization":[4],"of":[5,45,55,60],"factored":[6,39],"forms":[7,18,40],"in":[8,57],"logic":[9],"synthesis":[10],"for":[11],"memristive":[12],"material":[13],"implication":[14],"stateful":[15],"logic.":[16],"Factored":[17],"have":[19],"not":[20],"been":[21],"explored":[22],"by":[23],"previous":[24,49],"works":[25,50],"due":[26],"to":[27,37,48,62],"expected":[28],"increasing":[29],"on":[30],"device":[31],"count.":[32],"We":[33],"present":[34],"an":[35,52],"algorithm":[36],"obtain":[38],"computable":[41],"with":[42],"minimum":[43],"number":[44,59],"memristors.":[46],"Comparison":[47],"shows":[51],"average":[53],"reduction":[54],"12%":[56],"operations":[61],"compute":[63],"4-input":[64],"Boolean":[65],"functions.":[66]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}