{"id":"https://openalex.org/W2022912470","doi":"https://doi.org/10.1109/jetcas.2014.2361054","title":"Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics","display_name":"Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics","publication_year":2014,"publication_date":"2014-10-17","ids":{"openalex":"https://openalex.org/W2022912470","doi":"https://doi.org/10.1109/jetcas.2014.2361054","mag":"2022912470"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2014.2361054","doi":"https://doi.org/10.1109/jetcas.2014.2361054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2014.2361054","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-2","norway-1","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103478535","display_name":"Daniel H. Morris","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel H. Morris","raw_affiliation_strings":["Components Research, Intel Corporation, Hillsboro, OR, United States","Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Components Research, Intel Corporation, Hillsboro, OR, United States","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003855273","display_name":"Uygar E. Avci","orcid":"https://orcid.org/0000-0002-0109-1923","observed_orcids":["https://orcid.org/0000-0002-0109-1923"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uygar E. Avci","raw_affiliation_strings":["Components Research, Intel Corporation, Hillsboro, OR, United States","Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Components Research, Intel Corporation, Hillsboro, OR, United States","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108529432","display_name":"Rafael Rios","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rafael Rios","raw_affiliation_strings":["Components Research, Intel Corporation, Hillsboro, OR, United States","Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Components Research, Intel Corporation, Hillsboro, OR, United States","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073072521","display_name":"Ian A. Young","orcid":"https://orcid.org/0000-0002-4017-5265","observed_orcids":["https://orcid.org/0000-0002-4017-5265"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ian A. Young","raw_affiliation_strings":["Components Research, Intel Corporation, Hillsboro, OR, United States","Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Components Research, Intel Corporation, Hillsboro, OR, United States","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, United States","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":4.5956,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.94972518,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"4","issue":"4","first_page":"380","last_page":"388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tunnel-field-effect-transistor","display_name":"tunnel field-effect transistor","score":0.9179999828338623},{"id":"https://openalex.org/keywords/bootstrap-method","display_name":"bootstrapping","score":0.7979999780654907},{"id":"https://openalex.org/keywords/low-voltage-operation","display_name":"low-voltage operation","score":0.5529999732971191},{"id":"https://openalex.org/keywords/steep-subthreshold-slope","display_name":"steep subthreshold slope","score":0.7760000228881836},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"circuit reliability","score":0.8019999861717224},{"id":"https://openalex.org/keywords/short-circuit-current","display_name":"short-circuit current","score":0.7110000252723694},{"id":"https://openalex.org/keywords/low-power-digital-circuits","display_name":"low-power digital circuits","score":0.7409999966621399}],"concepts":[{"id":"https://openalex.org/C120398109","wikidata":"https://www.wikidata.org/wiki/Q175751","display_name":"Quantum tunnelling","level":2,"score":0.6192792654037476},{"id":"https://openalex.org/C207609745","wikidata":"https://www.wikidata.org/wiki/Q4944086","display_name":"Bootstrapping (finance)","level":2,"score":0.6061087250709534},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5955578088760376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5602434873580933},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5522668957710266},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.524600625038147},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.51578688621521},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.49099043011665344},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4864932894706726},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.48337215185165405},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4494587182998657},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.41549789905548096},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.38993510603904724},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3525267243385315},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.304373562335968},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2388337254524231},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19151204824447632},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.13911232352256775},{"id":"https://openalex.org/C149782125","wikidata":"https://www.wikidata.org/wiki/Q160039","display_name":"Econometrics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2014.2361054","doi":"https://doi.org/10.1109/jetcas.2014.2361054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2014.2361054","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-2","norway-1","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1976684984","https://openalex.org/W1999666895","https://openalex.org/W2025301636","https://openalex.org/W2030898407","https://openalex.org/W2033443176","https://openalex.org/W2064427920","https://openalex.org/W2094935094","https://openalex.org/W2096787575","https://openalex.org/W2116536163","https://openalex.org/W2166827864","https://openalex.org/W4231727700","https://openalex.org/W6656970495"],"related_works":["https://openalex.org/W2009852498","https://openalex.org/W1991521745","https://openalex.org/W3004587385","https://openalex.org/W4220771873","https://openalex.org/W2109147260","https://openalex.org/W2786811717","https://openalex.org/W2069364674","https://openalex.org/W2062767191","https://openalex.org/W2117738807","https://openalex.org/W4231458110"],"abstract_inverted_index":{"Tunnel":[0],"field-effect":[1],"transistor":[2],"(TFET)":[3],"digital":[4,100],"circuits":[5,32,39],"present":[6,195],"the":[7,19,68,76,109],"opportunity":[8],"for":[9,67,190],"energy":[10],"efficient":[11],"logic":[12],"operation":[13,46],"at":[14],"low":[15,59],"voltage":[16,129],"due":[17],"to":[18,114,142,151],"TFET's":[20,126,167,204],"steep":[21],"subthreshold":[22],"slope":[23],"(SS)":[24],"At":[25],"a":[26],"400":[27],"mV":[28],"supply":[29,128],"voltage,":[30],"TFET":[31,101],"have":[33,51,155],"4X":[34],"higher":[35],"performance":[36],"than":[37],"MOSFET":[38],"with":[40,61,198],"process":[41],"variation":[42],"considered.":[43],"Additional":[44],"circuit":[45,80,192],"effects":[47],"arise":[48],"because":[49],"TFETs":[50,152],"asymmetric":[52,72,168,205],"source-drain":[53,169],"conduction.":[54,200],"The":[55,119],"N-TFET":[56],"(P-TFET)":[57],"has":[58],"conduction":[60,73,170,206],"negative":[62],"(positive)":[63],"VDSbias.":[64],"As":[65],"shown":[66],"first":[69],"time,":[70],"this":[71],"can":[74,96],"be":[75,97,186],"cause":[77],"of":[78,111,166,177,203],"potential":[79],"failures":[81],"and":[82,138,153,158,163,182],"reliability":[83,134,159],"risks":[84],"if":[85],"not":[86],"properly":[87],"avoided.":[88],"It":[89],"is":[90,149,171],"revealed":[91],"that":[92,172],"relatively":[93],"large":[94],"voltages":[95,105,121],"bootstrapped":[98,104,120],"within":[99],"circuits.":[102],"These":[103],"are":[106,140,207],"dependent":[107],"on":[108],"ratio":[110],"fixed":[112],"capacitance":[113,116],"coupling":[115],"times":[117],"VDD.":[118],"may":[122,132,154,185],"exceed":[123],"2*VDD,":[124],"but":[125],"lower":[127],"(e.g.,":[130],"V)":[131],"mitigate":[133],"concerns.":[135],"Circuit":[136,201],"checks":[137],"redesign":[139],"proposed":[141],"avoid":[143],"these":[144],"problems.":[145],"This":[146],"bootstrapping":[147],"phenomenon":[148],"unique":[150],"significant":[156],"speed":[157],"impacts.":[160],"A":[161],"second,":[162],"favorable,":[164],"aspect":[165],"it":[173],"enables":[174],"compact":[175],"implementations":[176],"MUX":[178],"gates.":[179],"Separate":[180],"pull-up":[181],"pull-down":[183],"networks":[184],"shared":[187],"without":[188],"concern":[189],"short":[191],"currents":[193],"only":[194],"in":[196,209],"MOSFETs":[197],"bi-directional":[199],"considerations":[202],"considered":[208],"detail.":[210]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":22},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1}],"updated_date":"2026-10-08T09:06:37.294493","created_date":"2025-10-10T00:00:00"}