{"id":"https://openalex.org/W2118310794","doi":"https://doi.org/10.1109/jetcas.2012.2193838","title":"A Practical Low-Power Nonregular Interconnect Design With Manufacturing for Design Approach","display_name":"A Practical Low-Power Nonregular Interconnect Design With Manufacturing for Design Approach","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2118310794","doi":"https://doi.org/10.1109/jetcas.2012.2193838","mag":"2118310794"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2012.2193838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2012.2193838","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100461085","display_name":"Hongbo Zhang","orcid":"https://orcid.org/0000-0001-7259-5419"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hongbo Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA","Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA","Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061862022","display_name":"Kai-Yuan Chao","orcid":"https://orcid.org/0009-0006-1057-1319"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Yuan Chao","raw_affiliation_strings":["Intel Architecture Group, Intel Corporation, Hillsboro, OR, USA","Intel Archit. Group, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Archit. Group, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001298197","display_name":"Liang Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liang Deng","raw_affiliation_strings":["Broadcom Corp., Santa Clara, CA, USA","[Broadcom Corp., Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Broadcom Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"[Broadcom Corp., Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I4210127325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100461085"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1599213,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":"2","first_page":"322","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7882487773895264},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.49240314960479736},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.48067864775657654},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4798538088798523},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42388278245925903},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.421753466129303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3772495985031128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35605496168136597},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25731194019317627},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.2250109314918518},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09635743498802185}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7882487773895264},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.49240314960479736},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.48067864775657654},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4798538088798523},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42388278245925903},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.421753466129303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3772495985031128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35605496168136597},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25731194019317627},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.2250109314918518},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09635743498802185},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2012.2193838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2012.2193838","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1514655958","https://openalex.org/W1562935208","https://openalex.org/W1594489858","https://openalex.org/W1968700812","https://openalex.org/W1973841039","https://openalex.org/W1976727896","https://openalex.org/W1991319506","https://openalex.org/W2030929491","https://openalex.org/W2050008933","https://openalex.org/W2071693325","https://openalex.org/W2086760546","https://openalex.org/W2096773724","https://openalex.org/W2102256773","https://openalex.org/W2103684670","https://openalex.org/W2107970050","https://openalex.org/W2123316553","https://openalex.org/W2141907973","https://openalex.org/W2146029486","https://openalex.org/W2160010046","https://openalex.org/W2165443351","https://openalex.org/W2165737525","https://openalex.org/W2167566128","https://openalex.org/W2167848093","https://openalex.org/W2171048418","https://openalex.org/W2296319761","https://openalex.org/W2614175313","https://openalex.org/W4231119589","https://openalex.org/W4243318656","https://openalex.org/W4247901738","https://openalex.org/W4250589301","https://openalex.org/W4255692904","https://openalex.org/W6684324078"],"related_works":["https://openalex.org/W1998662473","https://openalex.org/W1988252515","https://openalex.org/W2075391483","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2129617696","https://openalex.org/W2742348144","https://openalex.org/W2121416564","https://openalex.org/W1985417357","https://openalex.org/W2955207210"],"abstract_inverted_index":{"Wire":[0],"shaping":[1,24,39,115,132],"for":[2,18,140],"delay/power":[3],"minimization":[4],"has":[5],"been":[6],"extensively":[7],"studied.":[8],"Due":[9],"to":[10,28,41,66,73,118],"the":[11,83,99],"perceived":[12],"high":[13],"design":[14,100,107],"and":[15,90,101,104,108],"manufacturing":[16,102,109],"costs":[17],"using":[19],"nonregular":[20,76,91],"wire":[21,23,38,48,77,89,92,114,131],"shapes,":[22],"is":[25,134],"generally":[26],"considered":[27],"be":[29],"impractical.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34,111],"present":[35,63],"a":[36],"practical":[37],"method":[40],"reduce":[42],"power":[43,125],"consumption":[44],"of":[45,57,87,122,138],"interconnect.":[46],"Nonregular":[47],"shapes":[49],"are":[50,93],"directly":[51],"implemented":[52],"on":[53,98],"silicon":[54],"wafer":[55],"instead":[56],"in":[58],"GDSII":[59],"during":[60],"design.":[61],"We":[62],"novel":[64],"enhancements":[65],"existing":[67],"optical":[68],"proximity":[69],"correction":[70],"(OPC)":[71],"technology":[72],"accurately":[74],"print":[75],"shapes.":[78],"Experimental":[79],"results":[80],"show":[81],"that":[82,113],"post-OPC":[84],"mask":[85],"complexities":[86],"uniform":[88],"comparable.":[94],"With":[95],"minimal":[96,105],"impact":[97],"flows":[103],"additional":[106],"costs,":[110],"demonstrate":[112],"can":[116],"help":[117],"obtain":[119],"substantial":[120],"reduction":[121],"interconnect":[123],"dynamic":[124],"without":[126],"affecting":[127],"timing":[128],"closure.":[129],"Our":[130],"methodology":[133],"an":[135],"excellent":[136],"example":[137],"Manufacturing":[139],"Design.":[141]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}