{"id":"https://openalex.org/W2130127169","doi":"https://doi.org/10.1109/jetcas.2011.2167070","title":"Error Detection and Correction in Microprocessor Core and Memory Due to Fast Dynamic Voltage Droops","display_name":"Error Detection and Correction in Microprocessor Core and Memory Due to Fast Dynamic Voltage Droops","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2130127169","doi":"https://doi.org/10.1109/jetcas.2011.2167070","mag":"2130127169"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2011.2167070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2011.2167070","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111484157","display_name":"Jim Tschanz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Tschanz","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keith Bowman","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043332479","display_name":"Paolo Aseron","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo Aseron","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad Khellah","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065471436","display_name":"Bibiche Geuskens","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bibiche Geuskens","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112838079","display_name":"Carlos Tokunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Tokunaga","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044002903","display_name":"Chris Wilkerson","orcid":"https://orcid.org/0009-0008-8657-2478"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Wilkerson","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5091408102"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.0599,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80426168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"1","issue":"3","first_page":"208","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.8932209610939026},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7040077447891235},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.6955636739730835},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6871016621589661},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.604870617389679},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5777203440666199},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5537211894989014},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4699065089225769},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46265751123428345},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4346478283405304},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4278838634490967},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4174646735191345},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41190189123153687},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4101265072822571},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35997650027275085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35381796956062317},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.2778092622756958},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20827090740203857},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16896671056747437},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16290539503097534},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09485611319541931}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.8932209610939026},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7040077447891235},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.6955636739730835},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6871016621589661},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.604870617389679},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5777203440666199},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5537211894989014},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4699065089225769},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46265751123428345},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4346478283405304},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4278838634490967},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4174646735191345},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41190189123153687},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4101265072822571},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35997650027275085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35381796956062317},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.2778092622756958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20827090740203857},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16896671056747437},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16290539503097534},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09485611319541931},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2011.2167070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2011.2167070","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1911029421","https://openalex.org/W1981411441","https://openalex.org/W2001894083","https://openalex.org/W2015917466","https://openalex.org/W2016301038","https://openalex.org/W2080418535","https://openalex.org/W2082715750","https://openalex.org/W2102587899","https://openalex.org/W2104677471","https://openalex.org/W2111944961","https://openalex.org/W2116295078","https://openalex.org/W2127485220","https://openalex.org/W2141948802","https://openalex.org/W2146410479","https://openalex.org/W2156667996","https://openalex.org/W2178304595","https://openalex.org/W4236432903","https://openalex.org/W6640006728","https://openalex.org/W6654571853","https://openalex.org/W6670984688"],"related_works":["https://openalex.org/W2662219006","https://openalex.org/W2519754576","https://openalex.org/W2186949690","https://openalex.org/W3019064768","https://openalex.org/W2054451883","https://openalex.org/W3019683061","https://openalex.org/W3186016413","https://openalex.org/W2314625368","https://openalex.org/W2113362353","https://openalex.org/W1744689038"],"abstract_inverted_index":{"Built-in":[0],"resiliency":[1],"features":[2],"enable":[3],"a":[4,51,70,110],"microprocessor":[5,30,74],"to":[6,12],"detect":[7],"and":[8,37,64],"correct":[9],"errors":[10,27,40],"due":[11],"fast":[13],"dynamic":[14,24],"voltage":[15],"droop":[16],"events":[17],"as":[18,20,32,34],"well":[19,33],"other":[21],"types":[22],"of":[23,95,113],"variations.":[25],"Timing":[26],"in":[28,41,79,84,109],"the":[29,42,91,96],"core":[31,75],"read":[35],"(RD)":[36],"write":[38],"(WR)":[39],"8T":[43],"SRAM":[44],"based":[45],"cache":[46,92],"can":[47],"be":[48],"detected.":[49],"As":[50],"result,":[52],"guardbands":[53],"added":[54],"for":[55],"these":[56],"variations":[57],"are":[58],"reduced":[59],"or":[60,81],"eliminated,":[61],"improving":[62],"performance":[63],"reducing":[65],"power":[66],"consumption.":[67],"Measurements":[68,89],"on":[69,90],"45":[71],"nm":[72],"research":[73],"demonstrate":[76,93],"41%":[77],"improvement":[78],"throughput":[80],"22%":[82],"reduction":[83,94,112],"energy":[85],"at":[86],"0.8":[87],"V.":[88],"minimum":[97],"operating":[98,115],"Vcc":[99],"(V":[100],"<sub":[101],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[102],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">MIN</sub>":[103],")":[104],"by":[105],"9%":[106],"thereby":[107],"resulting":[108],"7.5%":[111],"net":[114],"power.":[116]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}