{"id":"https://openalex.org/W2165432685","doi":"https://doi.org/10.1109/jetcas.2011.2165232","title":"Energy-Efficient Reconfigurable Computing Using a Circuit-Architecture-Software Co-Design Approach","display_name":"Energy-Efficient Reconfigurable Computing Using a Circuit-Architecture-Software Co-Design Approach","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2165432685","doi":"https://doi.org/10.1109/jetcas.2011.2165232","mag":"2165432685"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2011.2165232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2011.2165232","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619719","display_name":"Somnath Paul","orcid":"https://orcid.org/0000-0001-9908-669X"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Somnath Paul","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103573745","display_name":"Subho Chatterjee","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subho Chatterjee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6218,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.85881511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"1","issue":"3","first_page":"369","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7396527528762817},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6048126816749573},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.556113064289093},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5362493395805359},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5132448673248291},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5028647780418396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4754319190979004},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4729849100112915},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45688918232917786},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4562971591949463},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4244765341281891},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3816263973712921}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7396527528762817},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6048126816749573},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.556113064289093},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5362493395805359},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5132448673248291},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5028647780418396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4754319190979004},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4729849100112915},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45688918232917786},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4562971591949463},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4244765341281891},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3816263973712921},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jetcas.2011.2165232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2011.2165232","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.717.4562","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.717.4562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://engr.case.edu/bhunia_swarup/papers/J/J2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5356983455","display_name":null,"funder_award_id":"EECS-1002237","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G636180324","display_name":null,"funder_award_id":"EECS-1002090","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1753784006","https://openalex.org/W1919376722","https://openalex.org/W1969802502","https://openalex.org/W1991720749","https://openalex.org/W2008904077","https://openalex.org/W2019053833","https://openalex.org/W2041871970","https://openalex.org/W2051646685","https://openalex.org/W2078174680","https://openalex.org/W2082398524","https://openalex.org/W2103214300","https://openalex.org/W2105715355","https://openalex.org/W2112028435","https://openalex.org/W2115294662","https://openalex.org/W2120699192","https://openalex.org/W2127585914","https://openalex.org/W2128239317","https://openalex.org/W2130331042","https://openalex.org/W2132357267","https://openalex.org/W2132621842","https://openalex.org/W2144736151","https://openalex.org/W2146185334","https://openalex.org/W2150098004","https://openalex.org/W2151731855","https://openalex.org/W2163031927","https://openalex.org/W2170343124","https://openalex.org/W2543205889","https://openalex.org/W3148792909","https://openalex.org/W3148873806","https://openalex.org/W4230076341","https://openalex.org/W6640004435","https://openalex.org/W6677081079"],"related_works":["https://openalex.org/W2155289750","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2117956479","https://openalex.org/W2053477566","https://openalex.org/W4255564979","https://openalex.org/W2149339590","https://openalex.org/W2141712138","https://openalex.org/W2003435315","https://openalex.org/W2104041796"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1,95,121,125],"frameworks":[2],"such":[3,38,124,269],"as":[4,39,107,254,256],"field":[5],"programmable":[6,130],"gate":[7],"array":[8],"(FPGA)":[9],"provide":[10],"flexibility":[11,19],"to":[12,69,82,105,143,159,210,228],"map":[13],"arbitrary":[14],"applications.":[15],"However,":[16],"their":[17,32],"intrinsic":[18],"comes":[20],"at":[21],"the":[22,72,135,162,170,189,212,220,230],"cost":[23],"of":[24,76,179,188],"significantly":[25],"worse":[26],"performance":[27,50,75,153],"and":[28,42,74,113,154,237],"power":[29,73,157,185],"dissipation":[30],"than":[31],"custom":[33],"counterparts.":[34],"Existing":[35],"design":[36,144,224,236],"solutions":[37],"voltage":[40],"scaling":[41],"multi-threshold":[43],"assignment":[44],"typically":[45],"trade":[46],"off":[47],"energy":[48],"for":[49,186,243],"or":[51,194,215],"vise":[52],"versa.":[53],"In":[54],"this":[55,198],"paper,":[56],"we":[57,90,133,201],"show":[58,241],"that":[59,169,242],"an":[60,145],"integrated":[61],"circuit-architecture-software":[62],"co-design":[63,271],"approach":[64],"can":[65,273],"be":[66],"extremely":[67],"effective":[68],"simultaneously":[70],"improve":[71],"a":[77,92,120,203,270,281],"reconfigurable":[78,94,141],"hardware":[79,142],"framework,":[80],"leading":[81,158],"large":[83],"improvement":[84,160,276],"in":[85,116,140,161,177,219,277],"energy-delay":[86],"product":[87],"(EDP).":[88],"First,":[89],"select":[91],"spatio-temporal":[93],"architecture":[96],"based":[97],"on":[98,197],"2-threshold":[99],"assignment-D":[100],"memory-array.":[101],"Applications":[102],"are":[103,114],"mapped":[104],"memory":[106,137,147,172,234,252,264,267],"multiple-input":[108],"multiple-output":[109],"lookup":[110,221],"tables":[111],"(LUTs)":[112],"evaluated":[115],"temporal":[117],"manner":[118],"inside":[119],"element.":[122],"Multiple":[123],"elements":[126],"communicate":[127],"spatially":[128],"through":[129],"interconnects.":[131],"Next,":[132],"exploit":[134],"read-dominant":[136],"access":[138,251,263],"pattern":[139],"asymmetric":[146,176,233],"cell,":[148],"which":[149,208],"provides":[150],"higher":[151],"read":[152,156,184],"lower":[155],"overall":[163],"EDP":[164,279],"during":[165],"operation.":[166],"We":[167,240],"note":[168],"proposed":[171,231],"cell":[173,235],"is":[174,226],"also":[175],"terms":[178],"its":[180],"content,":[181],"providing":[182],"better":[183],"one":[187],"logic":[190,213,216],"states":[191],"(logic":[192],"“0”":[193,214],"“1”).":[195],"Based":[196],"observation,":[199],"next":[200],"propose":[202],"content-aware":[204,238],"application":[205],"mapping":[206],"approach,":[207],"tries":[209],"maximize":[211],"“1”":[217],"content":[218],"tables.":[222],"A":[223],"flow":[225],"presented":[227],"incorporate":[229],"architecture,":[232],"mapping.":[239],"both":[244],"nanoscale":[245],"complementary":[246],"metal-oxide-semiconductor":[247],"(CMOS)":[248],"[static":[249],"random":[250,262],"(SRAM)]":[253],"well":[255],"emerging":[257],"non-CMOS":[258],"[spin":[259],"torque":[260],"transfer":[261],"(-":[265],"TTRAM)]":[266],"technologies,":[268],"solution":[272],"achieve":[274],"significant":[275],"system":[278],"over":[280],"conventional":[282],"FPGA":[283],"framework.":[284]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}