{"id":"https://openalex.org/W2137333239","doi":"https://doi.org/10.1109/iwsoc.2005.27","title":"A software/hardware platform for rapid prototyping of video and multimedia designs","display_name":"A software/hardware platform for rapid prototyping of video and multimedia designs","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2137333239","doi":"https://doi.org/10.1109/iwsoc.2005.27","mag":"2137333239"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2005.27","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2005.27","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/124963","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109125360","display_name":"Paul Schumacher","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"P. Schumacher","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013188524","display_name":"Marco Mattavelli","orcid":"https://orcid.org/0000-0002-7742-0332"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Mattavelli","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030507531","display_name":"A. Chirila-Rus","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Chirila-Rus","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5047289750","display_name":"Robert D. Turney","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Turney","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109125360"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.20957775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"30","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7894513607025146},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7642432451248169},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6971867084503174},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.609533429145813},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5781857967376709},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5569632649421692},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.48293086886405945},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.47947368025779724},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.4654823839664459},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4648531675338745},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.42429107427597046},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.41174596548080444},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39082998037338257},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.36504942178726196},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35981130599975586},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2551364302635193},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.14323881268501282},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.14293432235717773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08111715316772461}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7894513607025146},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7642432451248169},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6971867084503174},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.609533429145813},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5781857967376709},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5569632649421692},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.48293086886405945},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.47947368025779724},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.4654823839664459},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4648531675338745},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.42429107427597046},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.41174596548080444},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39082998037338257},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.36504942178726196},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35981130599975586},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2551364302635193},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.14323881268501282},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.14293432235717773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08111715316772461},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/iwsoc.2005.27","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2005.27","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.172.4227","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.172.4227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:124963","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/124963","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.epfl.ch:87323","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/87323","pdf_url":null,"source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.epfl.ch:87324","is_oa":false,"landing_page_url":"http://infoscience.epfl.ch/record/87324","pdf_url":null,"source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:124963","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/124963","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2130513448","https://openalex.org/W2134006834","https://openalex.org/W2159260544","https://openalex.org/W4253615776"],"related_works":["https://openalex.org/W2888526229","https://openalex.org/W119599369","https://openalex.org/W1996847729","https://openalex.org/W2059100687","https://openalex.org/W3015414207","https://openalex.org/W2376279167","https://openalex.org/W2122376433","https://openalex.org/W2030832065","https://openalex.org/W2086408809","https://openalex.org/W1579269313"],"abstract_inverted_index":{"Traditional":[0],"design":[1,34,87],"and":[2,15,19,36,88,99,105],"test":[3,13,90],"of":[4,12,73],"complex":[5,103],"multimedia":[6,106],"systems":[7,107],"involves":[8,70],"a":[9,17,55,79],"large":[10],"number":[11],"vectors":[14],"is":[16,44,96,108],"difficult":[18,45],"time-consuming":[20],"task.":[21],"The":[22],"simulation":[23,50],"times":[24],"are":[25],"prohibitively":[26],"long":[27],"on":[28,65],"current":[29,49],"desktop":[30],"computers.":[31],"Driving":[32],"actual":[33],"scenarios":[35],"timing":[37],"burst":[38],"behavior":[39],"which":[40],"produce":[41],"real-time":[42],"effects":[43],"to":[46],"do":[47],"with":[48,102],"environments.":[51],"This":[52,68],"paper":[53],"describes":[54],"rapid":[56,93],"emulation":[57],"framework":[58],"for":[59],"accessing":[60],"multiple":[61],"hardware":[62],"IP":[63],"blocks":[64],"an":[66,71],"FPGA.":[67],"solution":[69],"abstraction":[72],"the":[74,86,89],"FPGA":[75],"platform":[76,95],"by":[77],"having":[78],"virtual":[80],"socket":[81],"layer":[82],"that":[83],"resides":[84],"between":[85],"vehicles.":[91],"A":[92],"prototyping":[94],"thus":[97],"created,":[98],"its":[100],"use":[101],"video":[104],"described.":[109]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}