{"id":"https://openalex.org/W4235866412","doi":"https://doi.org/10.1109/iwsoc.2004.1319896","title":"ECOMIPS: an economic MIPS CPU design on FPGA","display_name":"ECOMIPS: an economic MIPS CPU design on FPGA","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4235866412","doi":"https://doi.org/10.1109/iwsoc.2004.1319896"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002940485","display_name":"Xizhi Li","orcid":"https://orcid.org/0000-0001-5693-5620"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xizhi Li","raw_affiliation_strings":["CKC honored School, Zhejiang University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CKC honored School, Zhejiang University, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016279960","display_name":"Tiecai Li","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tiecai Li","raw_affiliation_strings":["Department of Electrical Engineering, Harbin Institute of Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Harbin Institute of Technology, China","institution_ids":["https://openalex.org/I204983213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9624999761581421,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9606000185012817,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.872118353843689},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8317936062812805},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7362963557243347},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7099601030349731},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6723102331161499},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5662033557891846},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5154033899307251},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5069273114204407},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48032060265541077},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.4674350321292877},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.43734049797058105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33818620443344116},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24112588167190552}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.872118353843689},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8317936062812805},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7362963557243347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7099601030349731},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6723102331161499},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5662033557891846},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5154033899307251},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5069273114204407},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48032060265541077},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.4674350321292877},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.43734049797058105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33818620443344116},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24112588167190552},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5199999809265137,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1581603269","https://openalex.org/W2028285139","https://openalex.org/W2131304823","https://openalex.org/W2147536588","https://openalex.org/W2165099691","https://openalex.org/W4233823476","https://openalex.org/W4250486818","https://openalex.org/W6681808821","https://openalex.org/W6684268144"],"related_works":["https://openalex.org/W2152649261","https://openalex.org/W2997602288","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2905116260","https://openalex.org/W2382673458","https://openalex.org/W3162338610","https://openalex.org/W2376218453","https://openalex.org/W2050556089","https://openalex.org/W619091307"],"abstract_inverted_index":{"In":[0],"recently":[1],"years,":[2],"many":[3],"traditional":[4],"ASIC":[5,129],"applications":[6],"are":[7,47,83,141],"moving":[8],"towards":[9],"a":[10,18,25,60,74,87,93,149,158],"more":[11],"flexible":[12],"FPGA":[13,52,67],"based":[14],"design.":[15],"To":[16],"establish":[17],"complete":[19],"application":[20,80],"system,":[21],"it":[22],"often":[23],"needs":[24],"separate":[26],"processor":[27],"to":[28,84,99,123,155],"achieve":[29],"some":[30],"interactive":[31],"system":[32],"functionalities":[33],"such":[34,136],"as":[35],"I/O":[36],"operations":[37],"and":[38,78,143,160,169],"control-sensitive":[39],"tasks.":[40],"Modern":[41],"chip":[42],"producers":[43],"(Xilinx,":[44],"Altera,":[45],"etc)":[46],"promoting":[48],"economic,":[49],"yet":[50],"powerful":[51],"chips":[53,113],"that":[54,72,103],"have":[55],"the":[56,79,128,165],"capacity":[57],"of":[58,134],"migrating":[59],"general":[61,75],"DSP":[62],"or":[63,97],"microprocessor":[64,168],"into":[65],"one":[66],"chip.":[68,89],"The":[69,131],"trend":[70],"is":[71],"both":[73],"CPU":[76,95],"module":[77],"specific":[81],"circuit":[82],"coexist":[85],"on":[86,107,111],"single":[88],"This":[90],"article":[91],"introduces":[92],"MIPs":[94,119,137],"architecture":[96,120,162],"ECOMIPS":[98,152],"be":[100],"implemented":[101],"for":[102,163],"purpose.":[104],"It":[105],"focuses":[106],"economic":[108],"resource":[109,125],"utilization":[110],"modern":[112],"(Xilinx":[114],"Spartan":[115],"3":[116],"families).":[117],"Traditional":[118],"was":[121],"modified":[122],"avoid":[124],"conflicts":[126],"with":[127,145],"part.":[130],"key":[132],"principles":[133],"designing":[135],"HDL":[138],"IP":[139],"cores":[140],"covered":[142],"analyzed":[144],"implementation":[146],"results.":[147],"As":[148],"second":[150],"objective,":[151],"also":[153],"tries":[154],"make":[156],"itself":[157],"customizable":[159],"reusable":[161],"bridging":[164],"gap":[166],"between":[167],"ASIC.":[170]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":10}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}