{"id":"https://openalex.org/W4234943727","doi":"https://doi.org/10.1109/iwsoc.2004.1319883","title":"A parameterized cell-based design approach for digital-to-analog converters","display_name":"A parameterized cell-based design approach for digital-to-analog converters","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4234943727","doi":"https://doi.org/10.1109/iwsoc.2004.1319883"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016750135","display_name":"K.O. Andersson","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"K.O. Andersson","raw_affiliation_strings":["Department of E.E., Link\u00f6ping University, Linkoping, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E.E., Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011533446","display_name":"M. Vesterbacka","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"M. Vesterbacka","raw_affiliation_strings":["Department of E.E., Link\u00f6ping University, Linkoping, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E.E., Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.41380821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.8730763792991638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6900222301483154},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.61960768699646},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5657348036766052},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5344300270080566},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5130425691604614},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.47714468836784363},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46985331177711487},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.45245230197906494},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4505869746208191},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4454527497291565},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4448692798614502},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44422051310539246},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21225211024284363},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19399338960647583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18660607933998108},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.18409359455108643},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1827775537967682},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14171385765075684},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1326349675655365},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09016171097755432}],"concepts":[{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.8730763792991638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6900222301483154},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.61960768699646},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5657348036766052},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5344300270080566},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5130425691604614},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.47714468836784363},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46985331177711487},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.45245230197906494},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4505869746208191},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4454527497291565},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4448692798614502},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44422051310539246},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21225211024284363},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19399338960647583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18660607933998108},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.18409359455108643},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1827775537967682},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14171385765075684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1326349675655365},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09016171097755432},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1540425631","https://openalex.org/W1982048654","https://openalex.org/W2002579833","https://openalex.org/W2119073565","https://openalex.org/W2130210159","https://openalex.org/W2140664166","https://openalex.org/W2156673187"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W1596716095","https://openalex.org/W2126379574","https://openalex.org/W2151657833","https://openalex.org/W3164904007","https://openalex.org/W2148101730","https://openalex.org/W2126983197","https://openalex.org/W1995996776"],"abstract_inverted_index":{"Due":[0],"to":[1,13],"the":[2,45,54,83,89],"lack":[3],"of":[4,47,78,88],"proper":[5],"design":[6,16,30,46,71],"automation":[7],"tools,":[8],"designers":[9],"are":[10,56],"often":[11],"forced":[12],"use":[14],"full-custom":[15],"methodologies":[17],"when":[18],"designing":[19],"analog":[20],"and":[21,92],"mixed-signal":[22],"circuits.":[23],"In":[24],"this":[25],"work,":[26],"we":[27],"discuss":[28],"a":[29,48,64,69,75,79],"methodology":[31,41],"based":[32],"on":[33],"parameterized":[34,84],"cells":[35,55],"intended":[36],"for":[37],"efficient":[38],"design.":[39],"The":[40],"is":[42],"illustrated":[43],"with":[44,74],"12-bit":[49],"configurable":[50],"current-steering":[51],"DAC.":[52],"Because":[53],"parameterized,":[57],"their":[58],"layout":[59,77,90],"must":[60],"be":[61],"described":[62],"in":[63,68],"generalized":[65],"way,":[66],"resulting":[67],"longer":[70],"time":[72],"compared":[73],"manual":[76],"fixed":[80],"circuit.":[81],"However,":[82],"approach":[85],"simplifies":[86],"iteration":[87],"process":[91],"block":[93],"reuse.":[94]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}