{"id":"https://openalex.org/W4234083032","doi":"https://doi.org/10.1109/iwsoc.2004.1319882","title":"Accurate on-chip variation modeling to achieve design for manufacturability","display_name":"Accurate on-chip variation modeling to achieve design for manufacturability","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4234083032","doi":"https://doi.org/10.1109/iwsoc.2004.1319882"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081005661","display_name":"Keh-Jeng Chang","orcid":"https://orcid.org/0009-0000-9559-7302"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Keh-Jeng Chang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5081005661"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75027388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9570803642272949},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6338176131248474},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5727573037147522},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5461328029632568},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5037421584129333},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5000166893005371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.487076073884964},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48557135462760925},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4759778082370758},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.46422383189201355},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4609992504119873},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4329381287097931},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.42298033833503723},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.421469509601593},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.41380584239959717},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3762761354446411},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3428806662559509},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.2823840379714966},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25399094820022583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.159827321767807},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.13599279522895813}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9570803642272949},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6338176131248474},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5727573037147522},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5461328029632568},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5037421584129333},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5000166893005371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.487076073884964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48557135462760925},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4759778082370758},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.46422383189201355},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4609992504119873},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4329381287097931},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.42298033833503723},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.421469509601593},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.41380584239959717},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3762761354446411},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3428806662559509},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.2823840379714966},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25399094820022583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.159827321767807},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.13599279522895813},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323092","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W2125326096"],"related_works":["https://openalex.org/W2743305891","https://openalex.org/W4321510758","https://openalex.org/W3205162826","https://openalex.org/W2165817382","https://openalex.org/W2110346573","https://openalex.org/W4389672975","https://openalex.org/W2154454108","https://openalex.org/W2610167993","https://openalex.org/W2223186343","https://openalex.org/W2056740847"],"abstract_inverted_index":{"Undesired":[0],"on-chip":[1],"variations":[2],"(OCV)":[3],"become":[4],"more":[5,66],"prominent":[6],"in":[7,73],"scaled":[8],"technologies.":[9],"They":[10],"decrease":[11],"VLSI/SoC":[12],"yields":[13],"even":[14],"though":[15],"three":[16],"design-for-manufacturability":[17],"(DFM)":[18],"techniques":[19],"have":[20],"been":[21],"widely":[22],"adopted":[23],"by":[24],"CMOS":[25],"foundries":[26],"to":[27,44,70,82],"enhance":[28],"the":[29,47,50,74],"uniformity":[30],"of":[31,52,59],"copper-based":[32],"interconnect.":[33],"A":[34],"new":[35],"modeling":[36],"and":[37,68],"DFM":[38],"analysis":[39],"methodology":[40],"is":[41,65],"therefore":[42],"proposed":[43],"accurately":[45],"characterize":[46],"OCV":[48,64],"from":[49,57],"perspective":[51],"circuit":[53],"parameters":[54],"rather":[55],"than":[56],"that":[58],"process":[60],"parameters.":[61],"The":[62],"resulting":[63],"straightforward":[67],"easier":[69],"be":[71],"implemented":[72],"mainstream":[75],"electronic":[76],"design":[77,80],"automation":[78],"(EDA)":[79],"flows":[81],"insure":[83],"high":[84],"yields.":[85]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}