{"id":"https://openalex.org/W4245813096","doi":"https://doi.org/10.1109/iwsoc.2004.1319880","title":"Design strategies for ESD protection in SOC","display_name":"Design strategies for ESD protection in SOC","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4245813096","doi":"https://doi.org/10.1109/iwsoc.2004.1319880"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113441418","display_name":"K. Iniewski","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"K. Iniewski","raw_affiliation_strings":["ECE Dep, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Dep, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018075785","display_name":"V. Axelrad","orcid":"https://orcid.org/0009-0002-8094-4732"},"institutions":[{"id":"https://openalex.org/I4210151112","display_name":"Sequoia (United States)","ror":"https://ror.org/05y5sz883","country_code":"US","type":"company","lineage":["https://openalex.org/I4210151112"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Axelrad","raw_affiliation_strings":["Sequoia Design Systems, Woodside, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sequoia Design Systems, Woodside, CA, USA","institution_ids":["https://openalex.org/I4210151112"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051021358","display_name":"Andrei Shibkov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210151112","display_name":"Sequoia (United States)","ror":"https://ror.org/05y5sz883","country_code":"US","type":"company","lineage":["https://openalex.org/I4210151112"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Shibkov","raw_affiliation_strings":["Sequoia Design Systems, Woodside, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sequoia Design Systems, Woodside, CA, USA","institution_ids":["https://openalex.org/I4210151112"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007646958","display_name":"A. Balasi\u0144ski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Balasinski","raw_affiliation_strings":["Cypress Semiconductors, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cypress Semiconductors, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127281"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039167594","display_name":"M. Syrzycki","orcid":null},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Syrzycki","raw_affiliation_strings":["School of Engineering Science, Simon Fraser University, Burnaby, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering Science, Simon Fraser University, Burnaby, BC, Canada","institution_ids":["https://openalex.org/I18014758"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4238625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"210","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electrostatic-discharge","display_name":"Electrostatic discharge","score":0.8165313005447388},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5517659783363342},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5296413898468018},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.509385883808136},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5093144178390503},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46525317430496216},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4447779059410095},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35846906900405884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31315863132476807},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3000178635120392},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2782062292098999}],"concepts":[{"id":"https://openalex.org/C205483674","wikidata":"https://www.wikidata.org/wiki/Q3574961","display_name":"Electrostatic discharge","level":3,"score":0.8165313005447388},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5517659783363342},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5296413898468018},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.509385883808136},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5093144178390503},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46525317430496216},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4447779059410095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35846906900405884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31315863132476807},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3000178635120392},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2782062292098999}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2007850381","https://openalex.org/W2124399691","https://openalex.org/W4239662273"],"related_works":["https://openalex.org/W2011560271","https://openalex.org/W3215142653","https://openalex.org/W2528182575","https://openalex.org/W2565121823","https://openalex.org/W1818002215","https://openalex.org/W1487051936","https://openalex.org/W1625266818","https://openalex.org/W194748710","https://openalex.org/W1512125785","https://openalex.org/W2913967916"],"abstract_inverted_index":{"Design":[0],"strategies":[1],"for":[2,15,43],"efficient":[3],"ESD":[4,20,25],"protection":[5,26],"in":[6],"system-on-chip":[7],"(SOC)":[8],"integrated":[9],"circuits":[10,27],"are":[11,22],"discussed.":[12],"Various":[13],"options":[14],"power":[16],"clamp":[17],"and":[18],"I/O":[19],"architectures":[21],"considered.":[23],"Multiple":[24],"with":[28],"feedback":[29],"triggering":[30],"have":[31],"been":[32],"analyzed":[33],"using":[34],"physical":[35],"mixed-mode":[36],"circuit-device":[37],"simulation,":[38],"utilizing":[39],"finite":[40],"element":[41],"models":[42],"MOSFETs.":[44]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}