{"id":"https://openalex.org/W4247760676","doi":"https://doi.org/10.1109/iwsoc.2004.1319877","title":"Development of timing driven IP design flow based on physical knowledge synthesis","display_name":"Development of timing driven IP design flow based on physical knowledge synthesis","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4247760676","doi":"https://doi.org/10.1109/iwsoc.2004.1319877"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072203140","display_name":"A.K. Kumaraswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.K. Kumaraswamy","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059091041","display_name":"A.T. Erdogan","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.T. Erdogan","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065954881","display_name":"I. Atluri","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"I. Atluri","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29089695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"197"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.8352029323577881},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.677732527256012},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6771617531776428},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6665667295455933},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6280937790870667},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5543712973594666},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5408639311790466},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5296071767807007},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4941757023334503},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4893490672111511},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.45804494619369507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.452581524848938},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45187848806381226},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.44741031527519226},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4439728260040283},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.43252798914909363},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34480124711990356},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.33602437376976013},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3250504732131958},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.27747607231140137},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.26175403594970703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24925467371940613},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.1589580476284027},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15762794017791748},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12658122181892395},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11194673180580139}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.8352029323577881},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.677732527256012},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6771617531776428},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6665667295455933},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6280937790870667},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5543712973594666},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5408639311790466},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5296071767807007},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4941757023334503},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4893490672111511},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.45804494619369507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.452581524848938},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45187848806381226},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.44741031527519226},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4439728260040283},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.43252798914909363},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34480124711990356},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33602437376976013},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3250504732131958},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27747607231140137},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.26175403594970703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24925467371940613},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.1589580476284027},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15762794017791748},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12658122181892395},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11194673180580139},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2167730517"],"related_works":["https://openalex.org/W2096164798","https://openalex.org/W3010631755","https://openalex.org/W3141861494","https://openalex.org/W2781601456","https://openalex.org/W2161004825","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W2115502122","https://openalex.org/W2044534563","https://openalex.org/W2543290882"],"abstract_inverted_index":{"Over":[0],"the":[1,7,57,90,129,165,180],"last":[2],"three":[3],"years,":[4],"many":[5],"of":[6,63,89,109,116,139,167],"big":[8],"vendors":[9],"in":[10,47,78,179],"electronic":[11],"design":[12,30,113,143,155],"automation":[13],"have":[14,102],"focused":[15],"their":[16],"R&D":[17],"efforts":[18],"on":[19,158],"all-in-one":[20],"RTL-to-GDSII":[21],"tool":[22],"suites":[23],"that":[24,42],"tie":[25],"together":[26],"logical":[27],"or":[28],"register-transfer-level":[29],"and":[31,37,60,72,76,112,144],"synthesis":[32],"with":[33,56,164],"floor":[34],"planning,":[35],"placement":[36,75],"routing.":[38],"The":[39,82,161,173],"idea":[40],"is":[41,84],"linking":[43],"these":[44,134],"tools":[45],"tightly":[46],"a":[48,79,151],"single":[49,80],"flow":[50,156],"better":[51],"equip":[52],"engineers":[53],"to":[54,85,106,125],"deal":[55],"timing,":[58],"power":[59],"signal-integrity":[61],"issues":[62,108,135],"deep-submicron":[64],"fabrication":[65],"processes":[66],"by":[67],"letting":[68],"them":[69],"write":[70],"RTL":[71],"perform":[73],"synthesis,":[74],"routing":[77],"pass.":[81],"result":[83],"get":[86],"designs":[87],"out":[88],"door":[91],"more":[92],"quickly.":[93],"Recent":[94],"CAD":[95],"methodologies":[96],"such":[97],"as":[98,121],"SP&R":[99],"from":[100],"Cadence":[101],"made":[103],"an":[104],"attempt":[105],"address":[107],"timing":[110,152],"closures":[111],"reliability":[114],"both":[115],"which":[117],"are":[118],"gaining":[119],"significance":[120],"device":[122],"geometries":[123],"continues":[124],"shrink":[126],"further":[127],"into":[128],"deep":[130],"submicron":[131],"realm.":[132],"Addressing":[133],"requires":[136],"new":[137],"levels":[138],"integration":[140],"between":[141],"logic":[142],"physical":[145],"implementation":[146],"technologies.":[147],"This":[148],"paper":[149],"proposes":[150],"driven":[153],"IP":[154],"based":[157],"PKS":[159],"technology.":[160],"study":[162],"progressed":[163],"development":[166],"script":[168],"files":[169],"for":[170],"efficient":[171],"timing.":[172,181],"preliminary":[174],"results":[175],"indicate":[176],"5%":[177],"efficiency":[178]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}