{"id":"https://openalex.org/W4244423812","doi":"https://doi.org/10.1109/iwsoc.2004.1319868","title":"An efficient VLSI implementation of MC interpolation for MPEG-4","display_name":"An efficient VLSI implementation of MC interpolation for MPEG-4","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4244423812","doi":"https://doi.org/10.1109/iwsoc.2004.1319868"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Deng Lei","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Deng Lei","raw_affiliation_strings":["Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018478553","display_name":"Wen Gao","orcid":"https://orcid.org/0000-0002-8070-802X"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gao Wen","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088070469","display_name":"Hu Ming Zeng","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hu Ming Zeng","raw_affiliation_strings":["Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103794357","display_name":"Ji Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ji Zhen Zhou","raw_affiliation_strings":["Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.8751236200332642},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7983369827270508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7326543927192688},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.6269647479057312},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.5103086829185486},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44894880056381226},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3929634094238281},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37611567974090576},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.3661644458770752},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3575896620750427},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3291803002357483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32641738653182983},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25408434867858887},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14118248224258423},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.13475102186203003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1251840591430664},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.07974299788475037}],"concepts":[{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.8751236200332642},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7983369827270508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7326543927192688},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.6269647479057312},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.5103086829185486},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44894880056381226},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3929634094238281},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37611567974090576},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3661644458770752},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3575896620750427},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3291803002357483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32641738653182983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25408434867858887},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14118248224258423},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.13475102186203003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1251840591430664},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.07974299788475037},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1958978257","https://openalex.org/W1975352587"],"related_works":["https://openalex.org/W2810377961","https://openalex.org/W2046083070","https://openalex.org/W1505918581","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W2031512523","https://openalex.org/W2379702749","https://openalex.org/W1751484597","https://openalex.org/W2167334192","https://openalex.org/W1902114972"],"abstract_inverted_index":{"Quarter":[0],"sample":[1,62],"mode":[2,63],"interpolation":[3,64],"is":[4,24,68],"one":[5],"of":[6,9,42,60],"critical":[7],"paths":[8],"the":[10,40,54,66,76],"MPEG-4":[11,81],"decoder":[12,82],"because":[13],"it":[14],"has":[15],"a":[16,25,49],"finite":[17],"impulse":[18],"response":[19],"(FIR)":[20],"digital":[21],"filter":[22],"which":[23],"computationally":[26],"expensive":[27],"process.":[28],"Normal":[29],"FIR":[30],"architectures":[31],"are":[32],"not":[33],"suitable":[34,69],"for":[35,70],"this":[36],"application":[37],"due":[38],"to":[39],"set":[41],"short":[43],"input":[44],"data":[45],"streams.":[46],"After":[47],"reforming":[48],"referenced":[50],"pure":[51],"systolic":[52],"FIR,":[53],"paper":[55],"gets":[56],"an":[57],"efficient":[58],"architecture":[59,67,78],"quarter":[61],"and":[65],"VLSI.":[71],"Experimental":[72],"result":[73],"shows":[74],"that":[75],"proposed":[77],"can":[79],"satisfy":[80],"applications.":[83]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}