{"id":"https://openalex.org/W4241485583","doi":"https://doi.org/10.1109/iwsoc.2004.1319847","title":"Using design patterns for type unification and introspection in SystemC","display_name":"Using design patterns for type unification and introspection in SystemC","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4241485583","doi":"https://doi.org/10.1109/iwsoc.2004.1319847"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003270934","display_name":"L. Charest","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"L. Charest","raw_affiliation_strings":["Universit\u00e9 de Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Montreal, Canada","institution_ids":["https://openalex.org/I70931966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056438455","display_name":"E.M. Aboulhamid","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"E.M. Aboulhamid","raw_affiliation_strings":["Universit\u00e9 de Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Montreal, Canada","institution_ids":["https://openalex.org/I70931966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029415221","display_name":"G. Bois","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. Bois","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27531716,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9639837145805359},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8533899784088135},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.6289710998535156},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.48790451884269714},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.47487565875053406},{"id":"https://openalex.org/keywords/unification","display_name":"Unification","score":0.46094828844070435},{"id":"https://openalex.org/keywords/metadata","display_name":"Metadata","score":0.458479642868042},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4377894699573517},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.42227593064308167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3780876696109772},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.37773436307907104},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3154517114162445},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3065011203289032},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24168595671653748}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9639837145805359},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8533899784088135},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.6289710998535156},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.48790451884269714},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.47487565875053406},{"id":"https://openalex.org/C96146094","wikidata":"https://www.wikidata.org/wiki/Q609057","display_name":"Unification","level":2,"score":0.46094828844070435},{"id":"https://openalex.org/C93518851","wikidata":"https://www.wikidata.org/wiki/Q180160","display_name":"Metadata","level":2,"score":0.458479642868042},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4377894699573517},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.42227593064308167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3780876696109772},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.37773436307907104},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3154517114162445},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3065011203289032},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24168595671653748}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1649645444","https://openalex.org/W1709386245","https://openalex.org/W1830510111","https://openalex.org/W2048349613","https://openalex.org/W2122593349","https://openalex.org/W4252020513"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W4233602124","https://openalex.org/W1984090905","https://openalex.org/W2131133849","https://openalex.org/W2133071611","https://openalex.org/W2545675050"],"abstract_inverted_index":{"Reflective":[0],"environments":[1,138],"such":[2,62,68,141],"as":[3,63,69,142],".NET":[4],"have":[5],"provided":[6],"programmers":[7],"with":[8,19],"the":[9,82,146],"ability":[10],"to":[11,14,25,35,50,65],"gain":[12],"access":[13],"a":[15,37,98,124],"program":[16,23],"structural":[17],"information":[18],"ease.":[20],"Reflectivity":[21],"allows":[22],"metadata":[24],"be":[26,36],"accessible":[27],"at":[28,115],"runtime.":[29],"C++":[30,51],"is":[31,73,78,105],"perceived":[32],"by":[33],"many":[34,53],"well-balanced":[38],"language;":[39],"it":[40,77],"combines":[41],"elegant":[42],"software":[43],"constructs":[44],"and":[45,85,109,120,136],"raw":[46],"execution":[47],"speed.":[48],"Due":[49],"success,":[52],"hardware":[54],"engineers":[55],"are":[56,112],"moving":[57],"away":[58],"for":[59],"traditional":[60],"solution":[61,125],"VHDL":[64],"new":[66],"ones":[67],"System.":[70],"Since":[71],"SystemC":[72,135],"based":[74,106],"on":[75,107],"C++,":[76],"lacking":[79],"some":[80],"of":[81],"advanced":[83],"features":[84],"concepts":[86],"available":[87],"in":[88],"modern":[89],"languages.":[90],"For":[91],"this":[92],"raison,":[93],"our":[94],"team":[95],"has":[96],"built":[97],"system-level":[99],"modeling":[100],"environment":[101],"called":[102],"Esys.Net":[103],"that":[104],".Net":[108],"C#.":[110],"We":[111,122],"now":[113],"looking":[114],"interoperability":[116,133],"avenues":[117],"between":[118,134],"ESys.Net":[119],"SystemC.":[121],"propose":[123],"that,":[126],"through":[127],"data":[128],"introspection,":[129],"could":[130],"greatly":[131],"ease":[132],"other":[137],"(and":[139],"tools)":[140],"ESys.Net,":[143],"while":[144],"avoiding":[145],"RTTI":[147],"(Run":[148],"Time":[149],"Type":[150],"Information)":[151],"library.":[152]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}