{"id":"https://openalex.org/W4252877905","doi":"https://doi.org/10.1109/iwsoc.2004.1319846","title":"Interface-based design of systems-on-chip using UML-RT","display_name":"Interface-based design of systems-on-chip using UML-RT","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W4252877905","doi":"https://doi.org/10.1109/iwsoc.2004.1319846"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2004.1319846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055989989","display_name":"A. Chureau","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Chureau","raw_affiliation_strings":["D\u00e9p. de G\u00e9ni\u00e9 Electrique, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"D\u00e9p. de G\u00e9ni\u00e9 Electrique, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053969567","display_name":"Y. Savaria","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Y. Savaria","raw_affiliation_strings":["D\u00e9p. de G\u00e9ni\u00e9 Electrique, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"D\u00e9p. de G\u00e9ni\u00e9 Electrique, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079306323","display_name":"E.M. Aboulhamid","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"E.M. Aboulhamid","raw_affiliation_strings":["D\u00e9p. dInformatique et de Recherche Op\u00e9rationnelle, Universit\u00e9 de Montreal, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"D\u00e9p. dInformatique et de Recherche Op\u00e9rationnelle, Universit\u00e9 de Montreal, Montreal, Canada","institution_ids":["https://openalex.org/I70931966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.206,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47852215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7692261934280396},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7291850447654724},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.6105532646179199},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5415464043617249},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5368661284446716},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4556446969509125},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4425485134124756},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4404706656932831},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.43600425124168396},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3864274024963379},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3619856536388397},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2661782503128052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13808327913284302},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13331666588783264}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7692261934280396},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7291850447654724},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.6105532646179199},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5415464043617249},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5368661284446716},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4556446969509125},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4425485134124756},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4404706656932831},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.43600425124168396},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3864274024963379},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3619856536388397},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2661782503128052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13808327913284302},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13331666588783264},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iwsoc.2004.1319846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2004.1319846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"4th IEEE International Workshop on System-on-Chip for Real-Time Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:25148","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/25148/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1604959559","https://openalex.org/W2015937909","https://openalex.org/W2086970510","https://openalex.org/W2151415616","https://openalex.org/W2486303684","https://openalex.org/W4237795257","https://openalex.org/W4248688512","https://openalex.org/W6636312061"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W3142211975","https://openalex.org/W4302570789","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049","https://openalex.org/W2136848245","https://openalex.org/W1978899622"],"abstract_inverted_index":{"While":[0],"the":[1,72,80,92,118],"IC":[2],"industry":[3],"tries":[4],"to":[5,55,74],"harness":[6],"system-on-chip":[7,84],"complexity":[8],"by":[9],"reusing":[10,17],"intellectual":[11],"property":[12],"modules,":[13],"practical":[14],"problems":[15],"abound,":[16],"within":[18,117],"tight":[19],"hardware":[20],"constraints":[21],"is":[22,65],"a":[23,41,76,83],"design":[24,57],"journey":[25],"that":[26,43,67,90],"may":[27],"cost":[28],"more":[29],"than":[30],"building":[31],"from":[32],"scratch.":[33],"Platforms":[34],"using":[35],"pre-characterized":[36],"interfaces":[37,70],"gained":[38],"acceptance":[39],"as":[40],"paradigm":[42],"increases":[44],"reuse":[45],"predictability.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50],"present":[51],"an":[52],"interface-based":[53],"approach":[54],"SoC":[56],"based":[58,100],"on":[59],"contract":[60],"adorned":[61],"UML-RT":[62],"capsules.":[63],"It":[64],"shown":[66],"well":[68],"defined":[69],"are":[71,108,115],"key":[73],"define":[75],"systematic":[77],"path":[78],"towards":[79],"implementation":[81],"of":[82,88,94,120],"model.":[85],"Two":[86],"sets":[87],"capsules":[89],"form":[91],"vase":[93],"two":[95,122],"platforms,":[96],"one":[97,104],"for":[98,105],"packet":[99],"video":[101],"processing":[102],"and":[103,113],"software":[106],"radio,":[107],"built.":[109],"IP":[110],"reuse,":[111],"refinement":[112],"profiling":[114],"performed":[116],"context":[119],"these":[121],"platforms.":[123]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}