{"id":"https://openalex.org/W2158911319","doi":"https://doi.org/10.1109/iwsoc.2003.1213050","title":"The implementation of 100MHz data acquisition based on FPGA","display_name":"The implementation of 100MHz data acquisition based on FPGA","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2158911319","doi":"https://doi.org/10.1109/iwsoc.2003.1213050","mag":"2158911319"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027640347","display_name":"Tao Lin","orcid":"https://orcid.org/0000-0001-7673-3524"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tao Lin","raw_affiliation_strings":["Southwest China Research Institute of Electronic Equipment, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest China Research Institute of Electronic Equipment, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047562892","display_name":"Zhou Zheng-ou","orcid":null},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhou Zhengou","raw_affiliation_strings":["College of Electronic Engineering, University of Electronic Science and Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electronic Engineering, University of Electronic Science and Technology, China","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7928736209869385},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7290558218955994},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.657681405544281},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5702210068702698},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5590218305587769},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4726537764072418},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4114045798778534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.13015654683113098}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7928736209869385},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7290558218955994},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.657681405544281},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5702210068702698},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5590218305587769},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4726537764072418},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4114045798778534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.13015654683113098},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.118.9935","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.118.9935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/iel5/8609/27279/01213050.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1494323305","https://openalex.org/W1533253004","https://openalex.org/W1999801210","https://openalex.org/W2109918961","https://openalex.org/W2118225634","https://openalex.org/W2118828191","https://openalex.org/W2129691920","https://openalex.org/W2148501376","https://openalex.org/W2166176543"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"A":[0],"high-speed":[1],"data":[2,72,77,80,92],"acquisition":[3,65,93],"based":[4],"on":[5],"FPGA":[6,87],"and":[7,33,40,58,74,79,98],"implemented":[8],"in":[9,13,30,90],"VHDL":[10],"is":[11,88],"presented":[12],"this":[14,91],"paper.":[15],"According":[16],"to":[17,103],"the":[18,31,46],"requirement":[19],"of":[20,53,62],"a":[21,44],"new":[22,26],"radar":[23],"system,":[24],"several":[25],"technologies":[27],"are":[28],"adopted":[29,89],"design":[32],"implementation":[34],"such":[35],"as":[36],"time":[37],"compression":[38],"storage":[39],"memory":[41,78],"rewriting.":[42],"As":[43],"result,":[45],"system":[47,66,94],"performs":[48],"well":[49],"with":[50,95],"low":[51],"dissipation":[52],"power,":[54],"simple":[55],"circuit":[56],"layout":[57],"high":[59],"efficient":[60],"utilization":[61],"memory.":[63,82],"The":[64],"comprises":[67],"four":[68],"parts:":[69],"ADC":[70],"circuit,":[71,86],"package":[73],"interface,":[75],"sampling":[76],"flag":[81],"To":[83],"implement":[84],"large":[85],"reconfigurable":[96],"ability":[97],"constant":[99],"delay":[100],"feature":[101],"according":[102],"Z.G.":[104],"Vranesic":[105],"(1999).":[106]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}