{"id":"https://openalex.org/W2124364081","doi":"https://doi.org/10.1109/iwsoc.2003.1213038","title":"Design space exploration methodology for high-performance system-on-a-chip hardware cores","display_name":"Design space exploration methodology for high-performance system-on-a-chip hardware cores","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2124364081","doi":"https://doi.org/10.1109/iwsoc.2003.1213038","mag":"2124364081"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023597395","display_name":"Azeddien M. Sllame","orcid":"https://orcid.org/0000-0002-0653-5896"},"institutions":[{"id":"https://openalex.org/I23906160","display_name":"University of Tripoli","ror":"https://ror.org/00taa2s29","country_code":"LY","type":"education","lineage":["https://openalex.org/I23906160"]}],"countries":["LY"],"is_corresponding":true,"raw_author_name":"A.M. Sllame","raw_affiliation_strings":["Faculty of Engineering, Tripoli, Libya","Fac. of Eng., Tripoli, Libya"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tripoli, Libya","institution_ids":["https://openalex.org/I23906160"]},{"raw_affiliation_string":"Fac. of Eng., Tripoli, Libya","institution_ids":["https://openalex.org/I23906160"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5023597395"],"corresponding_institution_ids":["https://openalex.org/I23906160"],"apc_list":null,"apc_paid":null,"fwci":0.412,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.54084131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"216","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8306277990341187},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.756098747253418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7452131509780884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6711241602897644},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5743567943572998},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5534631013870239},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5236858129501343},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5047236680984497},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.485806941986084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4857664406299591},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.48139312863349915},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4805929362773895},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.46620476245880127},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4611973464488983},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.45332661271095276},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4388732612133026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14264890551567078},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.11421835422515869},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09197255969047546}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8306277990341187},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.756098747253418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7452131509780884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6711241602897644},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5743567943572998},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5534631013870239},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5236858129501343},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5047236680984497},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.485806941986084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4857664406299591},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.48139312863349915},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4805929362773895},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46620476245880127},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4611973464488983},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.45332661271095276},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4388732612133026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14264890551567078},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.11421835422515869},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09197255969047546},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1559956479","https://openalex.org/W1567363020","https://openalex.org/W2020391110","https://openalex.org/W2024353582","https://openalex.org/W2034039853","https://openalex.org/W2046333542","https://openalex.org/W2093842169","https://openalex.org/W2100596926","https://openalex.org/W2102248717","https://openalex.org/W2129552458","https://openalex.org/W2133832809","https://openalex.org/W2153844238","https://openalex.org/W2157559950","https://openalex.org/W2158009368","https://openalex.org/W2490203607","https://openalex.org/W2614194112","https://openalex.org/W6737468281"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W1986121963","https://openalex.org/W2069295582","https://openalex.org/W2042762783","https://openalex.org/W4283730710"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"are":[4],"proposing":[5],"an":[6],"efficient":[7],"design":[8,38,72],"space":[9,73],"exploration":[10,61,74],"methodology":[11,75,82],"based":[12],"on":[13],"a":[14,59,70],"component":[15],"point":[16],"of":[17],"view":[18],"to":[19,32],"system-on-a-chip":[20],"(SOC)":[21],"designs.":[22],"The":[23],"core":[24],"is":[25,56,76],"described":[26],"behaviorally":[27],"in":[28],"VHDL":[29],"and":[30,46],"then,":[31],"reach":[33],"the":[34,37,80,85],"final":[35],"implementation,":[36],"process":[39],"goes":[40],"through":[41],"architecture":[42],"selection,":[43],"scheduling,":[44],"pipelining":[45],"module":[47],"selection":[48],"processes.":[49],"As":[50],"it":[51,55],"enters":[52],"any":[53],"phase,":[54],"explored":[57],"by":[58],"local":[60],"scheme":[62],"incorporated":[63],"within":[64],"that":[65],"phase.":[66],"Therefore,":[67],"at":[68],"minimum,":[69],"3D":[71],"always":[77],"granted.":[78],"However,":[79],"proposed":[81],"structure":[83],"reflects":[84],"current":[86],"state-of-the-art":[87],"behavioral":[88],"synthesis":[89],"process.":[90]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}