{"id":"https://openalex.org/W2155470349","doi":"https://doi.org/10.1109/iwsoc.2003.1213033","title":"Evaluating template-based instruction compression on transport triggered architectures","display_name":"Evaluating template-based instruction compression on transport triggered architectures","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2155470349","doi":"https://doi.org/10.1109/iwsoc.2003.1213033","mag":"2155470349"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083133825","display_name":"J. Heikkinen","orcid":"https://orcid.org/0000-0002-3735-3016"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"J. Heikkinen","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089369659","display_name":"T. Rantanen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. Rantanen","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080781821","display_name":"Andrea G. M. Cilio","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"A. Cilio","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Takala","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H. Corporaal","raw_affiliation_strings":["Eindhovan University of Technology, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5083133825"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.0564,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77360332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"192","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7913177013397217},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.722527027130127},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.6514587998390198},{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.627259373664856},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.6034305095672607},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5350889563560486},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4947819113731384},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43316197395324707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4292116165161133},{"id":"https://openalex.org/keywords/dead-code-elimination","display_name":"Dead code elimination","score":0.42689990997314453},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42500966787338257},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2880241274833679},{"id":"https://openalex.org/keywords/redundant-code","display_name":"Redundant code","score":0.2832457423210144},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17592266201972961}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7913177013397217},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.722527027130127},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.6514587998390198},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.627259373664856},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.6034305095672607},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5350889563560486},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4947819113731384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43316197395324707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4292116165161133},{"id":"https://openalex.org/C2144512","wikidata":"https://www.wikidata.org/wiki/Q1143090","display_name":"Dead code elimination","level":5,"score":0.42689990997314453},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42500966787338257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2880241274833679},{"id":"https://openalex.org/C151578736","wikidata":"https://www.wikidata.org/wiki/Q1251793","display_name":"Redundant code","level":4,"score":0.2832457423210144},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17592266201972961},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/8c9c3e5d-d0ac-4c1e-ba19-2b803d6c8a46","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/8c9c3e5d-d0ac-4c1e-ba19-2b803d6c8a46","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Heikkinen, J E, Rantanen, T, Cilio, A G M, Takala, J & Corporaal, H 2003, Evaluating template-based instruction compression on Transport Triggered Architectures. in Proceedings of the International Workshop on System-on-Chip for Real-Time Applications. pp. 192-195, 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC 2003),\u00a0June 30-July 2, 2003, Calgary, Canada, Calgary, Canada, 30/06/03.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.589.8888","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.589.8888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.tut.fi/~move/doc/IWSOC03.pdf","raw_type":"text"},{"id":"pmh:tue:oai:pure.tue.nl:publications/8c9c3e5d-d0ac-4c1e-ba19-2b803d6c8a46","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/8c9c3e5d-d0ac-4c1e-ba19-2b803d6c8a46","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the International Workshop on System-on-Chip for Real-Time Applications, 192 - 195","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W176669927","https://openalex.org/W1482506385","https://openalex.org/W1494658332","https://openalex.org/W1592328955","https://openalex.org/W1991133427","https://openalex.org/W2006901366","https://openalex.org/W2103896642","https://openalex.org/W2105555051","https://openalex.org/W2117285153","https://openalex.org/W2122095039","https://openalex.org/W2126121886","https://openalex.org/W2128242846","https://openalex.org/W2131219594","https://openalex.org/W2137609054","https://openalex.org/W2149047095","https://openalex.org/W2171145238","https://openalex.org/W4238725616","https://openalex.org/W4253272750","https://openalex.org/W6607104781","https://openalex.org/W6628970476","https://openalex.org/W6635330545","https://openalex.org/W6678846246"],"related_works":["https://openalex.org/W2046673373","https://openalex.org/W2143319781","https://openalex.org/W2153287975","https://openalex.org/W2049369293","https://openalex.org/W2255990315","https://openalex.org/W632311702","https://openalex.org/W1482854495","https://openalex.org/W2131889093","https://openalex.org/W2168331211","https://openalex.org/W1987578288"],"abstract_inverted_index":{"Program":[0],"code":[1,23,40,53,76],"size":[2],"has":[3,47],"become":[4],"a":[5,39],"critical":[6],"design":[7],"constraint":[8],"of":[9,16,33],"embedded":[10],"systems.":[11],"Code":[12],"compression":[13,41],"is":[14],"one":[15],"the":[17,21,34,52],"approaches":[18],"to":[19,50],"reduce":[20],"program":[22],"size;":[24],"it":[25],"results":[26,71],"in":[27,75],"smaller":[28],"memories":[29],"and":[30],"reduced":[31],"cost":[32],"chip.":[35],"In":[36],"this":[37],"paper,":[38],"method":[42],"based":[43],"on":[44],"instruction":[45],"templates":[46],"been":[48],"used":[49,66],"improve":[51],"density":[54],"transport":[55],"triggered":[56],"architecture.":[57],"Six":[58],"applications":[59],"taken":[60],"from":[61],"different":[62],"application":[63],"domains":[64],"are":[65],"for":[67],"benchmarking.":[68],"The":[69],"obtained":[70],"show":[72],"significant":[73],"improvements":[74],"density.":[77]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}