{"id":"https://openalex.org/W2102081865","doi":"https://doi.org/10.1109/iwsoc.2003.1213030","title":"High level modeling and simulation of a VDSL modem in SystemC 2.0-IPsim","display_name":"High level modeling and simulation of a VDSL modem in SystemC 2.0-IPsim","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2102081865","doi":"https://doi.org/10.1109/iwsoc.2003.1213030","mag":"2102081865"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044661112","display_name":"A. Armaroli","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Armaroli","raw_affiliation_strings":["DEIT, University of Pisa, Pisa, Italy","DEIT, Pisa Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIT, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"DEIT, Pisa Univ., Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009787535","display_name":"Marcello Coppola","orcid":"https://orcid.org/0000-0003-0414-9411"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ","FR"],"is_corresponding":false,"raw_author_name":"M. Coppola","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110105592","display_name":"Mario Diaz Nava","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ","FR"],"is_corresponding":false,"raw_author_name":"M.D. Nava","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046297500","display_name":"Luca Fanucci","orcid":"https://orcid.org/0000-0001-5426-4974"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]},{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]},{"id":"https://openalex.org/I4210130157","display_name":"Institute of Informatics and Telematics","ror":"https://ror.org/02gdcn153","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210130157","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Fanucci","raw_affiliation_strings":["IEIIT CNR, Pisa, Italy","University of Pisa,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IEIIT CNR, Pisa, Italy","institution_ids":["https://openalex.org/I4210100607","https://openalex.org/I4210130157"]},{"raw_affiliation_string":"University of Pisa,#TAB#","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12530603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"175","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9808355569839478},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7514437437057495},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6772735118865967},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6078088879585266},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5888928174972534},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5708563923835754},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5303880572319031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5252929329872131},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4383120536804199},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4297123849391937},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.203226238489151},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.166215181350708}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9808355569839478},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7514437437057495},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6772735118865967},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6078088879585266},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5888928174972534},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5708563923835754},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5303880572319031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5252929329872131},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4383120536804199},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4297123849391937},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.203226238489151},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.166215181350708}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:arpi.unipi.it:11568/79891","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/79891","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323807","display_name":"Institut National Du Cancer","ror":"https://ror.org/03m8vkq32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W11860321","https://openalex.org/W260977426","https://openalex.org/W1498455513","https://openalex.org/W2037070852","https://openalex.org/W2054938579","https://openalex.org/W2119090803","https://openalex.org/W2121161103","https://openalex.org/W2125023624","https://openalex.org/W2127380267","https://openalex.org/W6600488777"],"related_works":["https://openalex.org/W1843355381","https://openalex.org/W3206586607","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1984090905","https://openalex.org/W1831349210","https://openalex.org/W4247397443","https://openalex.org/W2133642747"],"abstract_inverted_index":{"In":[0,50],"order":[1],"to":[2,14],"deal":[3],"with":[4],"present":[5],"System":[6],"on":[7,46],"Chip":[8],"design":[9],"complexity":[10],"and":[11,20,56,69],"short":[12],"time":[13],"market,":[15],"system":[16,31],"level":[17,32],"specification/verification":[18],"techniques":[19],"reusable":[21],"Intellectual":[22],"Property":[23],"cores":[24],"are":[25],"key":[26],"factors.":[27],"To":[28],"this":[29,51],"aim,":[30],"C++":[33,44],"object":[34],"oriented":[35],"methodology":[36],"named":[37],"IPsim":[38,54,68],"has":[39],"been":[40],"developed":[41],"as":[42],"a":[43,59],"library":[45],"top":[47],"SystemC":[48],"2.0.":[49],"paper,":[52],"the":[53],"modeling":[55],"simulation":[57,72],"of":[58],"VDSL":[60],"modem":[61],"is":[62,74],"presented.":[63],"Moreover,":[64],"quantitative":[65],"comparison":[66],"between":[67],"behavioral":[70],"VHDL":[71],"speed":[73],"also":[75],"performed.":[76]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}