{"id":"https://openalex.org/W2138875234","doi":"https://doi.org/10.1109/iwsoc.2003.1213023","title":"High-performance crossbar design for system-on-chip","display_name":"High-performance crossbar design for system-on-chip","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2138875234","doi":"https://doi.org/10.1109/iwsoc.2003.1213023","mag":"2138875234"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048896491","display_name":"P. Wijetunga","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I2800817003","display_name":"California Southern University","ror":"https://ror.org/058zz0t50","country_code":"US","type":"education","lineage":["https://openalex.org/I2800817003"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Wijetunga","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng., Southern California Univ., Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Southern California Univ., Los Angeles, CA, USA","institution_ids":["https://openalex.org/I2800817003"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048896491"],"corresponding_institution_ids":["https://openalex.org/I1174212","https://openalex.org/I2800817003"],"apc_list":null,"apc_paid":null,"fwci":0.6433,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.69892809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"138","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9665743112564087},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.717792809009552},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6522585153579712},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5597417950630188},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4989283084869385},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4963608384132385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47900885343551636},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4519420266151428},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4363161623477936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4183323085308075},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4074545204639435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3165357708930969},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1014794111251831}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9665743112564087},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.717792809009552},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6522585153579712},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5597417950630188},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4989283084869385},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4963608384132385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47900885343551636},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4519420266151428},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4363161623477936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4183323085308075},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4074545204639435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3165357708930969},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1014794111251831},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2030029202","https://openalex.org/W2116136781","https://openalex.org/W2124367688","https://openalex.org/W2137375914","https://openalex.org/W2141849037","https://openalex.org/W2149989066","https://openalex.org/W2162211138"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W1985308002","https://openalex.org/W2542337934","https://openalex.org/W2170504327","https://openalex.org/W2043019798","https://openalex.org/W1977171228","https://openalex.org/W1990901299"],"abstract_inverted_index":{"A":[0],"new":[1,17,69],"low-swing":[2],"pass-transistor":[3,18],"logic":[4,70],"style":[5,71],"for":[6,11],"designing":[7],"high-performance":[8],"crossbar":[9,29,46,78],"switches":[10,79],"system-on-chip":[12],"applications":[13],"is":[14,33],"proposed.":[15],"The":[16,31,43],"architecture":[19,32],"uses":[20],"current-switching":[21],"and":[22,37,61,84],"end-to-end":[23],"swing":[24],"restoration":[25],"to":[26,75],"improve":[27],"the":[28,68],"performance.":[30],"verified":[34],"in":[35,48,80],"0.35":[36,49],"0.25":[38],"/spl":[39,50,58,82],"mu/m":[40,51,83],"CMOS":[41,52,86],"technology.":[42,87],"4-b":[44],"4x4":[45],"switch":[47],"occupied":[53],"an":[54],"area":[55],"of":[56],"1.4":[57],"mu/m/sup":[59],"2/":[60],"achieved":[62],"36":[63],"Gb/s.":[64],"Analysis":[65],"suggests":[66],"that":[67],"can":[72],"be":[73],"used":[74],"design":[76],"multi-Tb/s":[77],"0.18":[81],"lower":[85]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}