{"id":"https://openalex.org/W2105623916","doi":"https://doi.org/10.1109/iwsoc.2003.1213016","title":"Hardware partitioning software for dynamically reconfigurable SoC design","display_name":"Hardware partitioning software for dynamically reconfigurable SoC design","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2105623916","doi":"https://doi.org/10.1109/iwsoc.2003.1213016","mag":"2105623916"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035214941","display_name":"Philippe Brunet","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Brunet","raw_affiliation_strings":["Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","Laboratoire d'Instrumentation Electronique de Nancy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","institution_ids":[]},{"raw_affiliation_string":"Laboratoire d'Instrumentation Electronique de Nancy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036139436","display_name":"Camel Tanougast","orcid":"https://orcid.org/0000-0002-5399-1683"},"institutions":[{"id":"https://openalex.org/I4387152457","display_name":"Laboratoire de Conception, Optimisation et Mod\u00e9lisation des Syst\u00e8mes","ror":"https://ror.org/04x6jg419","country_code":"FR","type":"facility","lineage":["https://openalex.org/I4387152457","https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Tanougast","raw_affiliation_strings":["Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","Laboratoire d'Instrumentation Electronique de Nancy","Laboratoire de Conception, Optimisation et Mod\u00e9lisation des Syst\u00e8mes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","institution_ids":[]},{"raw_affiliation_string":"Laboratoire d'Instrumentation Electronique de Nancy","institution_ids":[]},{"raw_affiliation_string":"Laboratoire de Conception, Optimisation et Mod\u00e9lisation des Syst\u00e8mes","institution_ids":["https://openalex.org/I4387152457"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044192929","display_name":"Y. Berviller","orcid":"https://orcid.org/0000-0002-0059-3024"},"institutions":[{"id":"https://openalex.org/I4210147295","display_name":"Institut Jean Lamour","ror":"https://ror.org/05k1smh27","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210128300","https://openalex.org/I4210147295","https://openalex.org/I90183372"]},{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Y. Berviller","raw_affiliation_strings":["Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","Institut Jean Lamour","Laboratoire d'Instrumentation Electronique de Nancy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","institution_ids":[]},{"raw_affiliation_string":"Institut Jean Lamour","institution_ids":["https://openalex.org/I4210147295","https://openalex.org/I90183372"]},{"raw_affiliation_string":"Laboratoire d'Instrumentation Electronique de Nancy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051882205","display_name":"Serge Weber","orcid":"https://orcid.org/0000-0002-7851-9916"},"institutions":[{"id":"https://openalex.org/I4210147295","display_name":"Institut Jean Lamour","ror":"https://ror.org/05k1smh27","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210128300","https://openalex.org/I4210147295","https://openalex.org/I90183372"]},{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Weber","raw_affiliation_strings":["Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","Institut Jean Lamour","Laboratoire d'Instrumentation Electronique de Nancy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire dInstrumentation Electronique de Nancy, Vandoeuvre-les-Nancy, France","institution_ids":[]},{"raw_affiliation_string":"Institut Jean Lamour","institution_ids":["https://openalex.org/I4210147295","https://openalex.org/I90183372"]},{"raw_affiliation_string":"Laboratoire d'Instrumentation Electronique de Nancy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.412,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52993546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1673","issue":null,"first_page":"106","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8905794620513916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7940956354141235},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7218896746635437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6543880105018616},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6314969062805176},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4962626099586487},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4680836796760559},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46156471967697144},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4540199041366577},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4457396864891052},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41706788539886475},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3256723880767822},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12635019421577454}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8905794620513916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7940956354141235},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7218896746635437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6543880105018616},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6314969062805176},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4962626099586487},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4680836796760559},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46156471967697144},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4540199041366577},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4457396864891052},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41706788539886475},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3256723880767822},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12635019421577454},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03938675v1","is_oa":false,"landing_page_url":"https://hal.science/hal-03938675","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, Jan 2008, Calgary, Canada. pp.106-111, ⟨10.1109/IWSOC.2003.1213016⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1564544652","https://openalex.org/W1572721274","https://openalex.org/W1968241279","https://openalex.org/W2026320485","https://openalex.org/W2040202421","https://openalex.org/W2115250772","https://openalex.org/W2148549147"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2034458695","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773","https://openalex.org/W2808484818","https://openalex.org/W1991847360"],"abstract_inverted_index":{"CAD":[0],"tools":[1,20],"support":[2],"is":[3],"essential":[4],"in":[5,45,122],"the":[6,17,26,31,51,55,58,67,84,98,108,123],"success":[7],"of":[8,16,28,54,69,86,97,110],"today":[9],"digital":[10],"system":[11,60],"design":[12,19,47,109],"methodologies.":[13],"Unfortunately,":[14],"most":[15],"classical":[18],"do":[21],"not":[22],"take":[23],"into":[24,82],"account":[25,83],"possibilities":[27,53],"reconfiguration":[29,52],"that":[30,49],"FPGA":[32,56],"component":[33],"can":[34,103],"offer.":[35],"Here,":[36],"we":[37],"present":[38],"a":[39,46,77,111],"temporal":[40],"hardware":[41],"partitioning":[42,64],"software,":[43],"included":[44],"methodology":[48],"uses":[50],"for":[57,107],"SOC":[59],"design.":[61],"This":[62,91],"automated":[63],"tool":[65],"minimizes":[66],"number":[68],"cells":[70],"needed":[71],"to":[72],"implement":[73],"an":[74,95],"application":[75],"under":[76],"time":[78,125],"constraint":[79],"by":[80],"taking":[81],"needs":[85],"bandwidth":[87],"and":[88],"memory":[89],"size.":[90],"approach":[92,121],"allows":[93],"avoiding":[94],"oversizing":[96],"implementation":[99],"resource":[100],"needs.":[101],"It":[102],"also":[104],"be":[105],"useful":[106],"dynamically":[112],"reconfigurable":[113],"embedded":[114],"device":[115],"or":[116],"system.":[117],"We":[118],"illustrate":[119],"our":[120],"real":[124],"image":[126],"processing":[127],"field.":[128]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}