{"id":"https://openalex.org/W2155414924","doi":"https://doi.org/10.1109/iwsoc.2003.1213012","title":"A mixed-mode delay-locked loop for wide-range operation and multiphase clock generation","display_name":"A mixed-mode delay-locked loop for wide-range operation and multiphase clock generation","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2155414924","doi":"https://doi.org/10.1109/iwsoc.2003.1213012","mag":"2155414924"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070310968","display_name":"Kuo-Hsing Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-hsing Cheng","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021705567","display_name":"Yu-Lung Lo","orcid":"https://orcid.org/0000-0003-1456-7158"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Lung Lo","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013757450","display_name":"Wen-Fang Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Fang Yu","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109244634","display_name":"Shu-Yin Hung","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yin Hung","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107470533"],"apc_list":null,"apc_paid":null,"fwci":0.4137,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62891643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.859641432762146},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.7447673082351685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5956223011016846},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5768427848815918},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.554185152053833},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5224624872207642},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4927983582019806},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4541366696357727},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43346288800239563},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42498403787612915},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42228105664253235},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22109422087669373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20914942026138306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17499864101409912},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1551714539527893}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.859641432762146},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.7447673082351685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5956223011016846},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5768427848815918},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.554185152053833},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5224624872207642},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4927983582019806},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4541366696357727},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43346288800239563},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42498403787612915},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42228105664253235},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22109422087669373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20914942026138306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17499864101409912},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1551714539527893},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2001078510","https://openalex.org/W2023087202","https://openalex.org/W2050407686","https://openalex.org/W2059008798","https://openalex.org/W2071761885","https://openalex.org/W2101597431","https://openalex.org/W2118565267","https://openalex.org/W2124390946","https://openalex.org/W2587442922"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2353997301","https://openalex.org/W2354050524","https://openalex.org/W2898479400","https://openalex.org/W1502047864","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W2735947162"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,94],"mixed-mode":[4,27],"delay-locked":[5],"loop":[6],"(DLL)":[7],"for":[8,32,45],"wide-range":[9],"operation":[10],"and":[11,57,79,135],"multiphase":[12],"outputs":[13],"with":[14,73,93],"just":[15],"one":[16,128],"clock":[17],"cycle.":[18],"The":[19,41,61,76,100],"architecture":[20],"of":[21,68,130],"the":[22,26,58,66,69,106,118,131],"proposed":[23,62,107],"DLL":[24,63,108],"uses":[25],"time-to-digital":[28],"converter":[29],"(TDC)":[30],"scheme":[31],"phase":[33],"range":[34,56,112],"selector":[35],"to":[36,52,114],"offer":[37],"faster":[38],"locking":[39,71,111],"time.":[40],"multi-controlled":[42],"delay":[43,47,121,124],"cell":[44],"voltage-controlled":[46],"line":[48],"(VCDL)":[49],"was":[50],"used":[51],"provide":[53],"wide":[54,110],"locked":[55],"low-jitter":[59],"performance.":[60],"can":[64,137],"solve":[65],"problem":[67],"false":[70],"associated":[72],"conventional":[74],"DLLs.":[75],"circuit":[77],"design":[78],"HSPICE":[80],"simulation":[81,102],"are":[82],"based":[83],"upon":[84],"TSMC":[85],"0.258":[86],"/spl":[87],"mu/m":[88],"1P5M":[89],"N-well":[90],"CMOS":[91],"process":[92],"2.5":[95],"V":[96],"power":[97],"supply":[98],"voltage.":[99],"post-layout":[101],"results":[103],"show":[104],"that":[105,136],"has":[109],"50":[113],"280":[115],"MHz.":[116],"Moreover,":[117],"total":[119],"time":[120],"from":[122],"all":[123],"stages":[125],"is":[126],"precisely":[127],"period":[129],"input":[132],"reference":[133],"signal,":[134],"generate":[138],"equally":[139],"spaced":[140],"ten-phase":[141],"clocks.":[142]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}