{"id":"https://openalex.org/W2121186567","doi":"https://doi.org/10.1109/iwsoc.2003.1212999","title":"Detailed placement with net length constraints","display_name":"Detailed placement with net length constraints","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2121186567","doi":"https://doi.org/10.1109/iwsoc.2003.1212999","mag":"2121186567"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1212999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1212999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087564075","display_name":"Bill Halpin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Halpin","raw_affiliation_strings":["Intel Corporation, Syracuse University, Santa Clara, CA, USA","Intel Corp., Syracuse Univ., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Syracuse University, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I70983195"]},{"raw_affiliation_string":"Intel Corp., Syracuse Univ., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018798317","display_name":"Neeta Sehgal","orcid":"https://orcid.org/0000-0001-8204-2279"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Sehgal","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067715688","display_name":"ChaoYang Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.Y.R. Chen","raw_affiliation_strings":["Syracuse University, Syracuse, NY, USA","Department of Electrical Engineering & Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syracuse University, Syracuse, NY, USA","institution_ids":["https://openalex.org/I70983195"]},{"raw_affiliation_string":"Department of Electrical Engineering & Computer Science","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6547,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83496847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"22","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7572414875030518},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7543972730636597},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6541062593460083},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5950387716293335},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5326029658317566},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5170831680297852},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49476760625839233},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4677128195762634},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43597257137298584},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.43446364998817444},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34153854846954346},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3307371437549591},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3172750473022461},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23640260100364685},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.21746259927749634},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.19698864221572876},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.18834802508354187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1615498960018158},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12041446566581726},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09499645233154297}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7572414875030518},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7543972730636597},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6541062593460083},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5950387716293335},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5326029658317566},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5170831680297852},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49476760625839233},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4677128195762634},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43597257137298584},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.43446364998817444},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34153854846954346},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3307371437549591},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3172750473022461},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23640260100364685},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.21746259927749634},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.19698864221572876},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.18834802508354187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1615498960018158},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12041446566581726},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09499645233154297},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2003.1212999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1212999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1537490912","https://openalex.org/W1964119857","https://openalex.org/W1984283136","https://openalex.org/W2097654985","https://openalex.org/W2108411416","https://openalex.org/W2109753853","https://openalex.org/W2158578385"],"related_works":["https://openalex.org/W2494330009","https://openalex.org/W2891365107","https://openalex.org/W2503825388","https://openalex.org/W1782592379","https://openalex.org/W2135304146","https://openalex.org/W3205346928","https://openalex.org/W2523953375","https://openalex.org/W4231811236","https://openalex.org/W2976181145","https://openalex.org/W2129468521"],"abstract_inverted_index":{"Increasing":[0],"demands":[1],"created":[2],"by":[3,81],"Systems-On-Chip":[4],"(SOC)":[5],"and":[6,97,134,161,187,192,209],"process":[7],"advances":[8],"have":[9,45],"increased":[10],"the":[11,103,115,144,168,190],"difficulty":[12],"of":[13,123],"timing":[14,23,31,53,79],"driven":[15],"placement.":[16,37,94,120],"The":[17,121,154,170],"primary":[18],"issue":[19],"in":[20,102,141],"SOC":[21],"is":[22,64],"closure.":[24],"This":[25],"requires":[26],"us":[27],"to":[28,164,167,177,198],"look":[29],"at":[30,32],"all":[33],"design":[34],"levels,":[35],"especially":[36],"Recently,":[38],"several":[39],"promising":[40],"approaches":[41],"for":[42,52,180],"timing-driven":[43],"placement":[44,75,96,104,131,137,160,179],"been":[46],"presented":[47],"using":[48],"net":[49],"length":[50],"constraints":[51,203],"optimization":[54],"(Alpert":[55,150],"et":[56,151],"al.,":[57,152],"2001).":[58,153],"A":[59],"Net":[60],"Length":[61],"Constraint":[62],"(NLC)":[63],"an":[65],"upper":[66],"limit":[67],"on":[68,84,91,205],"a":[69,127],"net's":[70],"length.":[71],"These":[72,87],"net-constrained":[73,147],"global":[74,92,118,130,148],"techniques":[76],"give":[77,113],"excellent":[78],"results":[80],"meeting":[82],"NLCs":[83],"timing-critical":[85],"nets.":[86],"works":[88],"focused":[89],"only":[90],"NLC":[93,111,119,129],"Detailed":[95],"legalization":[98],"are":[99,109,126,196],"important":[100],"steps":[101],"flow.":[105],"Current":[106],"algorithms,":[107],"which":[108,201],"not":[110],"aware,":[112],"back":[114],"gains":[116],"from":[117,185],"contributions":[122],"this":[124],"paper":[125],"new":[128],"rebalancing":[132],"method":[133],"two":[135],"detailed":[136,156,172],"algorithms":[138],"that":[139],"work":[140],"conjunction":[142],"with":[143],"recursive":[145],"bisection":[146],"placer":[149,157,173],"first":[155],"uses":[158,174],"grid-based":[159],"transportation":[162],"solving":[163],"assign":[165],"instances":[166],"grid.":[169],"second":[171],"simulated":[175,193],"annealing":[176,194],"optimize":[178],"NLC.":[181],"On":[182],"benchmark":[183],"circuits":[184],"MCNC":[186],"Intel":[188],"Corporation,":[189],"grid":[191],"placers":[195],"able":[197],"achieve":[199],"placements":[200],"exceed":[202],"by,":[204],"average":[206],"only,":[207],"2.7%":[208],"1.9%,":[210],"respectively.":[211]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}