{"id":"https://openalex.org/W2153851787","doi":"https://doi.org/10.1109/iwsoc.2003.1212996","title":"Optimized datapath design by evolutionary computation","display_name":"Optimized datapath design by evolutionary computation","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2153851787","doi":"https://doi.org/10.1109/iwsoc.2003.1212996","mag":"2153851787"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1212996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1212996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108515088","display_name":"S\u00e9rgio G. Ara\u00fajo","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S.G. Araujo","raw_affiliation_strings":["Electrical Engineering Department, UFRJ, Brazil"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UFRJ, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111702147","display_name":"A.C. Mesquita","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.C. Mesquita","raw_affiliation_strings":["Electrical Engineering Department, UFRJ, Brazil"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UFRJ, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111684788","display_name":"A.C.P. Pedroza","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.C.P. Pedroza","raw_affiliation_strings":["Electrical Engineering Department, UFRJ, Brazil"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UFRJ, Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108515088"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8994,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.81803966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"6","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9019359350204468},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7749378681182861},{"id":"https://openalex.org/keywords/genetic-programming","display_name":"Genetic programming","score":0.6223021745681763},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.606441080570221},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5865868926048279},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5659845471382141},{"id":"https://openalex.org/keywords/evolutionary-computation","display_name":"Evolutionary computation","score":0.478208065032959},{"id":"https://openalex.org/keywords/computer-automated-design","display_name":"Computer-automated design","score":0.4266934394836426},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.35508424043655396},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34313061833381653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3410162925720215},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.26598531007766724},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19803360104560852},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1229352355003357}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9019359350204468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7749378681182861},{"id":"https://openalex.org/C110332635","wikidata":"https://www.wikidata.org/wiki/Q629498","display_name":"Genetic programming","level":2,"score":0.6223021745681763},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.606441080570221},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5865868926048279},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5659845471382141},{"id":"https://openalex.org/C105902424","wikidata":"https://www.wikidata.org/wiki/Q1197129","display_name":"Evolutionary computation","level":2,"score":0.478208065032959},{"id":"https://openalex.org/C205976826","wikidata":"https://www.wikidata.org/wiki/Q5157390","display_name":"Computer-automated design","level":3,"score":0.4266934394836426},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.35508424043655396},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34313061833381653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3410162925720215},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.26598531007766724},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19803360104560852},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1229352355003357}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2003.1212996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1212996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1514940056","https://openalex.org/W1567363020","https://openalex.org/W1576818901","https://openalex.org/W1592322660","https://openalex.org/W1735847004","https://openalex.org/W2053507336","https://openalex.org/W2493328864","https://openalex.org/W6630960484","https://openalex.org/W6634279960","https://openalex.org/W7027598248"],"related_works":["https://openalex.org/W2079896081","https://openalex.org/W4236123807","https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W3149874529","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W2137686989"],"abstract_inverted_index":{"High-level":[0],"design":[1,17,40,64],"entry":[2],"tools":[3,21],"offer":[4],"a":[5,37,72],"nice":[6],"framework":[7],"to":[8,39,79],"deal":[9],"with":[10],"today's":[11],"complex":[12],"systems":[13],"while":[14],"shortening":[15],"the":[16,53,63,66],"cycle.":[18],"Nevertheless,":[19],"such":[20,70],"provide":[22],"poor":[23],"quality":[24,68],"results":[25],"both":[26,81],"in":[27],"area":[28,85],"usage":[29],"and":[30,47,84],"timing":[31],"performance":[32],"issues.":[33],"This":[34],"paper":[35],"presents":[36],"methodology":[38],"optimized":[41],"datapaths":[42],"based":[43],"on":[44],"evolutionary":[45],"techniques":[46],"HLS":[48],"tools.":[49],"VHDL":[50],"descriptions":[51],"of":[52,65,69],"system":[54],"are":[55],"automatically":[56],"generated":[57],"by":[58],"Genetic":[59],"Programming.":[60],"To":[61],"improve":[62],"structural":[67],"descriptions,":[71],"two-stage":[73],"multi-objective":[74],"optimization":[75],"algorithm":[76],"is":[77],"used":[78],"ensure":[80],"desired":[82],"functionality":[83],"constraints.":[86]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}