{"id":"https://openalex.org/W2157566197","doi":"https://doi.org/10.1109/iwrsp.2003.1207042","title":"Rapid design and analysis of communication systems using the BEE hardware emulation environment","display_name":"Rapid design and analysis of communication systems using the BEE hardware emulation environment","publication_year":2004,"publication_date":"2004-01-23","ids":{"openalex":"https://openalex.org/W2157566197","doi":"https://doi.org/10.1109/iwrsp.2003.1207042","mag":"2157566197"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.2003.1207042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085715434","display_name":"Chang Chen","orcid":"https://orcid.org/0000-0003-3778-7938"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Chang","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010907476","display_name":"Kimmo Kuusilinna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"K. Kuusilinna","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102947841","display_name":"Brian Richards","orcid":"https://orcid.org/0000-0001-9084-5282"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Richards","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063305600","display_name":"Ace S. Chen","orcid":"https://orcid.org/0000-0003-0223-7127"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Chen","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021641541","display_name":"Nicolas Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Chan","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087529266","display_name":"R.W. Brodersen","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.W. Brodersen","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Nikolic","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.9502,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.978383,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"148","last_page":"154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6438315510749817},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6402207612991333},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6218243837356567},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5917727947235107},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5775777101516724},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5556716322898865},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5544718503952026},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5463427305221558},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.535575270652771},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.47623494267463684},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4757663607597351},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46245360374450684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3227669596672058},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12781506776809692}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6438315510749817},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6402207612991333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6218243837356567},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5917727947235107},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5775777101516724},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5556716322898865},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5544718503952026},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5463427305221558},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.535575270652771},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.47623494267463684},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4757663607597351},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46245360374450684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3227669596672058},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12781506776809692},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iwrsp.2003.1207042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.130.1839","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.130.1839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://bwrc.eecs.berkeley.edu/publications/2003/presentations/bee-hardware/paper_025.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.70.2194","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.70.2194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.berkeley.edu/~bora/publications/RSP03.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1562979145","https://openalex.org/W1633471522","https://openalex.org/W2007009159","https://openalex.org/W2036026918","https://openalex.org/W2045407304","https://openalex.org/W2110612653","https://openalex.org/W2147762969","https://openalex.org/W2162211138"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2007173547","https://openalex.org/W2997602288","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2097839191","https://openalex.org/W2356927082","https://openalex.org/W2132107645","https://openalex.org/W2905116260","https://openalex.org/W2382673458"],"abstract_inverted_index":{"This":[0,65],"paper":[1],"describes":[2],"the":[3,12,86,90,100,119,139,151,155],"early":[4,129],"analysis":[5],"and":[6,24,29,107,111,122,128],"estimation":[7],"features":[8],"currently":[9],"implemented":[10],"in":[11],"Berkeley":[13],"Emulation":[14],"Engine":[15],"(BEE)":[16],"system.":[17],"BEE":[18,120],"is":[19],"an":[20,56],"integrated":[21,51,81],"rapid":[22,105,125],"prototyping":[23,106],"design":[25,83,91,126,141,163],"environment":[26],"for":[27,103],"communication":[28],"digital":[30],"signal":[31],"processing":[32,40,152],"(DSP)":[33],"systems,":[34],"consisting":[35],"of":[36,44,154],"four":[37],"multi-FPGA":[38],"based":[39],"units,":[41],"each":[42],"capable":[43],"emulating":[45],"10":[46],"million":[47],"ASIC":[48,114],"(application":[49],"specific":[50],"circuits)":[52],"equivalent":[53,113,176],"gates":[54],"at":[55],"overall":[57],"system":[58],"clock":[59],"rate":[60],"up":[61],"to":[62,67,88,160],"60":[63],"MHz.":[64],"translates":[66],"over":[68,175],"600":[69],"billion":[70,166],"16":[71],"bit":[72],"additions":[73],"(operations)":[74],"per":[75],"second":[76],"on":[77],"one":[78,165],"unit.":[79],"An":[80],"software":[82,123,177],"flow":[84],"enables":[85],"users":[87],"specify":[89],"using":[92,164],"a":[93,108,147,162,170],"data-flow":[94],"diagram,":[95],"then":[96],"automatically":[97],"generates":[98],"both":[99],"FPGA":[101],"implementation":[102],"real-time":[104],"cycle-accurate,":[109],"bit-true,":[110],"functionally":[112],"implementation.":[115],"For":[116],"system-level":[117],"design,":[118],"hardware":[121,136],"support":[124],"turn-around":[127],"performance":[130],"analysis,":[131],"without":[132],"full":[133],"synthesis":[134],"or":[135],"mapping,":[137],"from":[138],"high-level":[140],"entry.":[142],"A":[143],"case":[144],"study":[145],"detailing":[146],"turbo-decoder":[148],"explains":[149],"how":[150],"capability":[153],"emulator":[156],"can":[157],"be":[158],"utilized":[159],"verify":[161],"input":[167],"vectors":[168],"with":[169],"speed-up":[171],"factor":[172],"exceeding":[173],"106":[174],"simulation":[178],"methods.":[179]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}