{"id":"https://openalex.org/W2115579040","doi":"https://doi.org/10.1109/iwrsp.2003.1207030","title":"An efficient methodology and semi-automated flow for design and validation of complex digital signal processing ASICS macro-cells","display_name":"An efficient methodology and semi-automated flow for design and validation of complex digital signal processing ASICS macro-cells","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W2115579040","doi":"https://doi.org/10.1109/iwrsp.2003.1207030","mag":"2115579040"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.2003.1207030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016985732","display_name":"L. Tambour","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Tambour","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109240766","display_name":"Nacer-Eddine Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Zergainoh","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111440581","display_name":"Pascal Urard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Urard","raw_affiliation_strings":["STMicroelectronics, Crolles, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111737908","display_name":"H. Michel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"H. Michel","raw_affiliation_strings":["STMicroelectronics, Crolles, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109058816","display_name":"A.A. Jerraya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A.A. Jerraya","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France","TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57657548,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7571012377738953},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6710770130157471},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.6372876167297363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5748022198677063},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5629237294197083},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5369311571121216},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5286349058151245},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.49664121866226196},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4907432794570923},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.47947725653648376},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4578614830970764},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.44259580969810486},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4411622881889343},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4247540235519409},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4133749306201935},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39426952600479126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2847387492656708},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12259826064109802},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11713969707489014},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10535931587219238}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7571012377738953},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6710770130157471},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.6372876167297363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5748022198677063},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5629237294197083},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5369311571121216},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5286349058151245},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.49664121866226196},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4907432794570923},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.47947725653648376},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4578614830970764},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.44259580969810486},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4411622881889343},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4247540235519409},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4133749306201935},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39426952600479126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2847387492656708},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12259826064109802},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11713969707489014},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10535931587219238},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iwrsp.2003.1207030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1.2232","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1.2232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://tima.imag.fr/sls/documents/029_Zergainoh_version_finale.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00008051v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00008051","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"14th IEEE International Workshop on Rapid Systems Prototyping (RSP 2003), 2003, San Diego (Californie), United States. pp.56-63, ⟨10.1109/IWRSP.2003.1207030⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1510606524","https://openalex.org/W1523813310","https://openalex.org/W1593855808","https://openalex.org/W1607087175","https://openalex.org/W1965648115","https://openalex.org/W2027530198","https://openalex.org/W2110661949","https://openalex.org/W2119355229","https://openalex.org/W2120771707","https://openalex.org/W2122712122","https://openalex.org/W2143594534","https://openalex.org/W2155256384","https://openalex.org/W2166112445","https://openalex.org/W2171318521","https://openalex.org/W2478551317","https://openalex.org/W4214973409","https://openalex.org/W4234537939","https://openalex.org/W4235386637","https://openalex.org/W4245297025","https://openalex.org/W4250368633","https://openalex.org/W6630445868","https://openalex.org/W6631284656","https://openalex.org/W6809105013","https://openalex.org/W7053363448"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W3200538824","https://openalex.org/W2132107645","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049","https://openalex.org/W1942958796","https://openalex.org/W2144630005"],"abstract_inverted_index":{"We":[0,82],"present":[1],"a":[2,42,45,67,91],"methodology":[3,20,89],"and":[4,33,51,75],"design":[5,96],"flow":[6,65],"for":[7],"signal":[8,46],"processing":[9,47],"application":[10],"specific":[11],"integrated":[12],"circuit":[13],"macro-cells.":[14],"The":[15,64],"key":[16],"features":[17],"of":[18,26,30,41,55,86,101],"the":[19,22,24,28,34,84,87,102],"are":[21],"mastering":[23],"complexity":[25],"design,":[27],"increasing":[29],"reuse":[31],"factor":[32],"early":[35],"error":[36],"detection.":[37],"It":[38],"takes":[39],"advantages":[40,100],"derivative":[43],"designs,":[44],"modularity,":[48],"generic":[49],"modeling":[50],"combines":[52],"both":[53,73],"levels":[54],"abstraction,":[56],"in":[57,78],"order":[58],"to":[59],"produce":[60],"an":[61,79],"efficient":[62,80],"architecture.":[63],"includes":[66],"fast":[68],"verification":[69],"platform":[70],"that":[71],"drives":[72],"algorithm":[74],"architecture":[76],"validation":[77],"way.":[81],"illustrate":[83],"effectiveness":[85],"proposed":[88,103],"by":[90],"significant":[92],"industrial":[93],"application.":[94],"Experimental":[95],"results":[97],"indicate":[98],"strong":[99],"schemes.":[104]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}