{"id":"https://openalex.org/W2112658561","doi":"https://doi.org/10.1109/iwrsp.2003.1207027","title":"Embedded application prototyping on a communication-restricted reconfigurable platform","display_name":"Embedded application prototyping on a communication-restricted reconfigurable platform","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W2112658561","doi":"https://doi.org/10.1109/iwrsp.2003.1207027","mag":"2112658561"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.2003.1207027","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207027","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009349286","display_name":"Arif Sasongko","orcid":"https://orcid.org/0000-0003-3286-8480"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Sasongko","raw_affiliation_strings":["SLS Group, TIMA Laboratory, Grenoble, France","SLS Group, TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SLS Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"SLS Group, TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023544012","display_name":"Amer Baghdadi","orcid":"https://orcid.org/0000-0002-6181-6500"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Baghdadi","raw_affiliation_strings":["SLS Group, TIMA Laboratory, Grenoble, France","SLS Group, TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SLS Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"SLS Group, TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012668527","display_name":"F. Rousseau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Rousseau","raw_affiliation_strings":["SLS Group, TIMA Laboratory, Grenoble, France","SLS Group, TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SLS Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"SLS Group, TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113613327","display_name":"A.A. Jerraya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A.A. Jerraya","raw_affiliation_strings":["SLS Group, TIMA Laboratory, Grenoble, France","SLS Group, TIMA Lab., Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SLS Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"SLS Group, TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5758427,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"33","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.7696483135223389},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7006840109825134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6714898943901062},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5217705368995667},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.47069382667541504},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46325501799583435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2292323112487793},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1285451054573059},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11063304543495178},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09510934352874756},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.06789478659629822}],"concepts":[{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.7696483135223389},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7006840109825134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6714898943901062},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5217705368995667},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.47069382667541504},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46325501799583435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2292323112487793},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1285451054573059},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11063304543495178},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09510934352874756},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.06789478659629822},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iwrsp.2003.1207027","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207027","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00008052v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00008052","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IWRSP 2003 : 14th IEEE International Workshop on Rapid Systems Prototyping, Jun 2003, San Diego, United States. pp.33-9, &#x27E8;10.1109/IWRSP.2003.1207027&#x27E9;","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2061341864","https://openalex.org/W2101047773","https://openalex.org/W2140841660","https://openalex.org/W2144539066","https://openalex.org/W2144758767","https://openalex.org/W2145132115","https://openalex.org/W4205317033","https://openalex.org/W6681242157"],"related_works":["https://openalex.org/W240386653","https://openalex.org/W2128779626","https://openalex.org/W2334805788","https://openalex.org/W2166417696","https://openalex.org/W4252339651","https://openalex.org/W2132845877","https://openalex.org/W2463211945","https://openalex.org/W2388393830","https://openalex.org/W4234170736","https://openalex.org/W2261160898"],"abstract_inverted_index":{"As":[0],"the":[1,17,22,36,50],"complexity":[2],"of":[3,35,81],"SoC":[4],"is":[5,21,84],"increasing,":[6],"prototyping":[7,27,72],"becomes":[8,45],"more":[9,11],"and":[10,31,57],"suitable":[12],"than":[13],"simulation":[14],"to":[15,24,48],"validate":[16],"design.":[18],"Reconfigurable":[19],"platform":[20,75],"solution":[23],"attain":[25],"this":[26,62],"in":[28],"realistic":[29],"cost":[30],"time.":[32],"Unfortunately,":[33],"most":[34],"reconfigurable":[37,74],"platforms":[38],"have":[39,54],"fixed":[40],"communication":[41,59,77],"network.":[42,60],"This":[43],"property":[44],"a":[46,66],"restriction":[47],"implement":[49],"nowadays":[51],"applications":[52],"which":[53],"very":[55],"complex":[56],"sophisticated":[58],"In":[61],"paper,":[63],"we":[64],"present":[65],"novel":[67],"approach":[68,83],"for":[69],"embedded":[70],"application":[71,88],"using":[73,90],"under":[76],"restriction.":[78],"The":[79],"effectiveness":[80],"our":[82],"illustrated":[85],"through":[86],"an":[87,91],"example":[89],"ARM":[92],"Integrator":[93],"platform.":[94]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
