{"id":"https://openalex.org/W1890669348","doi":"https://doi.org/10.1109/iwrsp.2002.1029746","title":"System prototyping by integration of reconfigurable hardware into a heterogeneous system model","display_name":"System prototyping by integration of reconfigurable hardware into a heterogeneous system model","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1890669348","doi":"https://doi.org/10.1109/iwrsp.2002.1029746","mag":"1890669348"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.2002.1029746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2002.1029746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE International Workshop on Rapid System Prototyping","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019046014","display_name":"Klaus Buchenrieder","orcid":"https://orcid.org/0009-0003-6227-5122"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Buchenrieder","raw_affiliation_strings":["Corporate Development, Infineon Technologies, Munich, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Development, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110199064","display_name":"U. Nageldinger","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Nageldinger","raw_affiliation_strings":["Corporate Development, Infineon Technologies, Munich, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Development, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068262358","display_name":"A. Pyttel","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Pyttel","raw_affiliation_strings":["Corporate Development, Infineon Technologies, Munich, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Development, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058495175","display_name":"A. Sedlmeier","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Sedlmeier","raw_affiliation_strings":["Corporate Development, Infineon Technologies, Munich, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Development, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7303148508071899},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.714062511920929},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6422186493873596},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6384655237197876},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5989407300949097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5893325805664062},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.579391360282898},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5177668333053589},{"id":"https://openalex.org/keywords/hardware-compatibility-list","display_name":"Hardware compatibility list","score":0.4808398187160492},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4626207649707794},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4555150866508484},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.43577420711517334},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4331226348876953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41337817907333374},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4102935791015625},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.3584515452384949},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2337384819984436},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.22720450162887573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09839004278182983}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7303148508071899},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.714062511920929},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6422186493873596},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6384655237197876},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5989407300949097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5893325805664062},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.579391360282898},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5177668333053589},{"id":"https://openalex.org/C161394538","wikidata":"https://www.wikidata.org/wiki/Q3127397","display_name":"Hardware compatibility list","level":4,"score":0.4808398187160492},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4626207649707794},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4555150866508484},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.43577420711517334},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4331226348876953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41337817907333374},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4102935791015625},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.3584515452384949},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2337384819984436},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.22720450162887573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09839004278182983},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwrsp.2002.1029746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2002.1029746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE International Workshop on Rapid System Prototyping","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","display_name":"Life below water","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1867409042","https://openalex.org/W1991133427","https://openalex.org/W2038904603","https://openalex.org/W2049338756","https://openalex.org/W2122683098","https://openalex.org/W2154749008","https://openalex.org/W2539490224","https://openalex.org/W3208924829","https://openalex.org/W4246686620","https://openalex.org/W6639024704"],"related_works":["https://openalex.org/W1786709691","https://openalex.org/W4384824787","https://openalex.org/W2075931580","https://openalex.org/W1482030793","https://openalex.org/W1510971508","https://openalex.org/W2074361098","https://openalex.org/W2942667942","https://openalex.org/W2892230743","https://openalex.org/W2113232011","https://openalex.org/W2183721617"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5,126],"efficient":[6],"methodology":[7,121],"to":[8,23,73,88],"functionally":[9],"verify":[10],"high":[11],"performance":[12],"algorithms":[13],"using":[14,36,125],"a":[15,24,30,129],"Hardware/Software":[16],"Prototype":[17],"based":[18],"on":[19,33],"reconfigurable":[20],"hardware":[21,93],"attached":[22],"standard":[25,59],"PC":[26],"We":[27],"start":[28],"from":[29],"conceptual":[31],"design":[32],"system":[34,46,65],"level":[35],"the":[37,45,55,99,107,120],"commercial":[38],"Cadence":[39],"Cierto":[40],"VCC":[41,100],"tool,":[42],"by":[43,69,102],"defining":[44],"in":[47,58,76,82],"several":[48],"behavioral":[49],"blocks,":[50],"each":[51],"of":[52,128],"them":[53],"having":[54],"functionality":[56],"described":[57,81],"C":[60],"or":[61],"C++.":[62],"This":[63,117],"software-only":[64],"is":[66],"then":[67,80,84],"refined":[68],"selecting":[70],"certain":[71],"blocks":[72,94],"be":[74],"implemented":[75],"hardware,":[77],"which":[78,105],"are":[79,95],"Handel-C,":[83],"compiled":[85],"and":[86,110,122],"mapped":[87],"Xilinx":[89],"Virtex":[90],"FPGAs.":[91],"The":[92],"seamlessly":[96],"integrated":[97],"into":[98],"environment":[101],"stub":[103],"modules,":[104],"perform":[106],"hardware/software":[108],"interfacing":[109],"communication":[111],"via":[112],"shared":[113],"memory":[114],"DMA":[115],"transfers.":[116],"paper":[118],"presents":[119],"illustrates":[123],"it":[124],"example":[127],"Viterbi":[130],"encoder/decoder.":[131]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}