{"id":"https://openalex.org/W2130778378","doi":"https://doi.org/10.1109/iwrsp.2002.1029740","title":"Hybrid Multi-FPGA board evaluation by limiting multi-hop routing","display_name":"Hybrid Multi-FPGA board evaluation by limiting multi-hop routing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2130778378","doi":"https://doi.org/10.1109/iwrsp.2002.1029740","mag":"2130778378"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.2002.1029740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2002.1029740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE International Workshop on Rapid System Prototyping","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113918590","display_name":"S. C. Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S.C. Jain","raw_affiliation_strings":["CSE Department, Indian Institute of Technology, New Delhi, India","CSE Dept., Indian Inst. of Technol., Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSE Department, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"CSE Dept., Indian Inst. of Technol., Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101478917","display_name":"Anshul Kumar","orcid":"https://orcid.org/0000-0002-3871-5402"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Kumar","raw_affiliation_strings":["CSE Department, Indian Institute of Technology, New Delhi, India","CSE Dept., Indian Inst. of Technol., Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSE Department, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"CSE Dept., Indian Inst. of Technol., Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107893868","display_name":"Shashi Kumar","orcid":"https://orcid.org/0000-0002-2442-7143"},"institutions":[{"id":"https://openalex.org/I94616838","display_name":"J\u00f6nk\u00f6ping University","ror":"https://ror.org/03t54am93","country_code":"SE","type":"education","lineage":["https://openalex.org/I94616838"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"S. Kumar","raw_affiliation_strings":["University of J\u00f6nk\u00f6ping, Jonkoping, Sweden","Jonkoping University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of J\u00f6nk\u00f6ping, Jonkoping, Sweden","institution_ids":["https://openalex.org/I94616838"]},{"raw_affiliation_string":"Jonkoping University","institution_ids":["https://openalex.org/I94616838"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7085,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73857175,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"66","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7749955654144287},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7241939306259155},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.705957293510437},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6846812963485718},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5841495394706726},{"id":"https://openalex.org/keywords/hybrid-routing","display_name":"Hybrid routing","score":0.5493454933166504},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5468899011611938},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4374951422214508},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4115884304046631},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3999045491218567},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.2141191065311432},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.19401699304580688},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12830397486686707}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7749955654144287},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7241939306259155},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.705957293510437},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6846812963485718},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5841495394706726},{"id":"https://openalex.org/C2776955676","wikidata":"https://www.wikidata.org/wiki/Q7371623","display_name":"Hybrid routing","level":5,"score":0.5493454933166504},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5468899011611938},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4374951422214508},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4115884304046631},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3999045491218567},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.2141191065311432},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.19401699304580688},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12830397486686707},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwrsp.2002.1029740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2002.1029740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE International Workshop on Rapid System Prototyping","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W80624900","https://openalex.org/W1543445045","https://openalex.org/W1967930567","https://openalex.org/W1990313612","https://openalex.org/W2105715355","https://openalex.org/W2127269626","https://openalex.org/W2140781161","https://openalex.org/W2168500858","https://openalex.org/W2752885492","https://openalex.org/W4246219036","https://openalex.org/W6647910422","https://openalex.org/W6679020893"],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W1603137082","https://openalex.org/W2364195017","https://openalex.org/W2355430452","https://openalex.org/W2049983405","https://openalex.org/W2392315374","https://openalex.org/W1951195060","https://openalex.org/W2351776620","https://openalex.org/W2293605855"],"abstract_inverted_index":{"Multi-FPGA":[0],"Boards":[1],"(MFBs)":[2],"have":[3,86],"been":[4,227,238],"in":[5,18,80,161,178,203],"use":[6,175],"for":[7,12,105,124,147,187,214,229],"more":[8,157,259],"than":[9,102,261],"a":[10,43,48,57,62,71,183,219,253],"decade":[11],"emulation":[13,106],"of":[14,23,35,45,59,92,96,107,113,128,135,163,201,211],"the":[15,89,94,108,111,121,125,179,195,209,215,233,241,250,256,262],"digital":[16],"circuits":[17],"many":[19],"applications.":[20],"Key":[21],"feature":[22],"an":[24,131,223],"MFB":[25,172],"architecture":[26,173,190],"is":[27,143,191],"its":[28],"inter-FPGA":[29,36],"connections.":[30],"There":[31],"are":[32,100,115,169,247,258],"two":[33,74],"types":[34,95],"connections":[37,97],"namely:":[38],"i)":[39],"fixed":[40],"connection":[41,55],"(FC)-connecting":[42],"pair":[44,58],"FPGAs":[46,60],"through":[47,61],"dedicated":[49],"wire":[50,79],"between":[51],"them,":[52],"ii)":[53],"programmable":[54,63],"(PC)-connecting":[56],"switch":[64],"like":[65],"Field-Programmable":[66],"Interconnect":[67],"Device":[68],"(FPID).":[69],"Hence,":[70,118],"PC":[72],"requires":[73],"wires":[75],"compared":[76],"to":[77,171],"one":[78,155,164],"FC.":[81],"Khalid":[82],"et":[83],"al.":[84],"(1999)":[85],"shown":[87],"that":[88,240],"MFBs":[90,123],"consisting":[91],"both":[93],"(hybrid":[98],"MFBs)":[99],"better":[101],"other":[103],"architectures":[104],"circuits,":[109],"if":[110],"number":[112,127,200],"PCs":[114,129],"minimum":[116],"required.":[117],"we":[119],"evaluate":[120],"hybrid":[122,189],"required":[126,192],"as":[130],"evaluation":[132],"metric.":[133],"Availability":[134],"technology":[136],"mapping,":[137],"partitioning,":[138],"embedding":[139],"and":[140,174,222],"routing":[141,150,212],"tools":[142],"another":[144],"important":[145],"requirement":[146],"emulation.":[148],"A":[149,217],"tool":[151,213],"(multi-hop":[152],"router)":[153],"prefers":[154],"or":[156],"unused":[158],"FCs":[159],"(multi-hops)":[160],"lieu":[162],"PC.":[165],"Available":[166],"multihop":[167],"routers":[168],"specific":[170],"unlimited":[176],"hops":[177,202],"routes.":[180],"For":[181,232],"evaluation,":[182],"generic":[184],"multi-hop":[185],"router":[186],"any":[188],"which":[193],"obeys":[194],"given":[196],"limit":[197],"on":[198],"maximum":[199],"every":[204],"route.":[205],"This":[206],"paper":[207],"presents":[208],"development":[210],"same.":[216],"heuristic,":[218],"lower":[220],"bound":[221],"optimal":[224,242],"algorithm":[225],"has":[226,237],"implemented":[228],"this":[230],"purpose.":[231],"test":[234],"cases,":[235],"it":[236],"observed":[239],"results":[243,257],"(within":[244,252],"3":[245],"hours)":[246],"achievable":[248],"by":[249],"heuristic":[251],"minute).":[254],"Also":[255],"precise":[260],"available":[263],"results.":[264]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}