{"id":"https://openalex.org/W2123269102","doi":"https://doi.org/10.1109/iwrsp.2002.1029732","title":"Design of application specific CISC using PEAS-III","display_name":"Design of application specific CISC using PEAS-III","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2123269102","doi":"https://doi.org/10.1109/iwrsp.2002.1029732","mag":"2123269102"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.2002.1029732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2002.1029732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE International Workshop on Rapid System Prototyping","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109336504","display_name":"Akira Kitajima","orcid":null},"institutions":[{"id":"https://openalex.org/I189513530","display_name":"Osaka Electro-Communication University","ror":"https://ror.org/056bksm23","country_code":"JP","type":"education","lineage":["https://openalex.org/I189513530"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Kitajima","raw_affiliation_strings":["Department of Engineering Informatics, Faculty of Information Science and Arts, Osaka Electro Communication University, Japan","Department of Engineering Informatics, Osaka Electro Communication University, Neyagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Engineering Informatics, Faculty of Information Science and Arts, Osaka Electro Communication University, Japan","institution_ids":["https://openalex.org/I189513530"]},{"raw_affiliation_string":"Department of Engineering Informatics, Osaka Electro Communication University, Neyagawa, Japan","institution_ids":["https://openalex.org/I189513530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054995170","display_name":"Tadashi Sasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sasaki","raw_affiliation_strings":["Department of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, Japan","Department of Informatics and Mathematical Science Graduate School of Engineering Science, Osaka University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Department of Informatics and Mathematical Science Graduate School of Engineering Science, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101432602","display_name":"Yoshinori Takeuchi","orcid":"https://orcid.org/0000-0001-6936-3596"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Takeuchi","raw_affiliation_strings":["Department of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, Japan","Department of Informatics and Mathematical Science Graduate School of Engineering Science, Osaka University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Department of Informatics and Mathematical Science Graduate School of Engineering Science, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015068403","display_name":"Masayuki Imai","orcid":"https://orcid.org/0000-0002-1400-7794"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Imai","raw_affiliation_strings":["Department of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, Japan","Department of Informatics and Mathematical Science Graduate School of Engineering Science, Osaka University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Department of Informatics and Mathematical Science Graduate School of Engineering Science, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2325,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.4683692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"8","issue":null,"first_page":"12","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8032841682434082},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7443374395370483},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5518230199813843},{"id":"https://openalex.org/keywords/declaration","display_name":"Declaration","score":0.5046936273574829},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4661466181278229},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4501403272151947},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43056467175483704},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4152677059173584},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39080432057380676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37248003482818604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3477028012275696}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8032841682434082},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7443374395370483},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5518230199813843},{"id":"https://openalex.org/C138147947","wikidata":"https://www.wikidata.org/wiki/Q1183659","display_name":"Declaration","level":2,"score":0.5046936273574829},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4661466181278229},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4501403272151947},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43056467175483704},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4152677059173584},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39080432057380676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37248003482818604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3477028012275696}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwrsp.2002.1029732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2002.1029732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE International Workshop on Rapid System Prototyping","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1612189975","https://openalex.org/W2004841659","https://openalex.org/W2119583160","https://openalex.org/W2146325457","https://openalex.org/W4231138024"],"related_works":["https://openalex.org/W2036206036","https://openalex.org/W2900306051","https://openalex.org/W4387540511","https://openalex.org/W2993622674","https://openalex.org/W182515070","https://openalex.org/W4367172762","https://openalex.org/W4280644180","https://openalex.org/W2806352516","https://openalex.org/W3173973232","https://openalex.org/W2164026451"],"abstract_inverted_index":{"Efficient":[0],"design":[1,40,114],"method":[2,52],"of":[3,20,30,34,45,78,93],"configurable":[4],"processors":[5],"with":[6,112],"complex":[7],"instructions":[8,46,106],"is":[9],"described":[10],"in":[11,38,56,91],"this":[12],"paper.":[13],"In":[14,99],"the":[15,32,39,101],"proposed":[16],"method,":[17],"HDL":[18],"descriptions":[19],"a":[21,42],"RISC":[22,90],"type":[23],"processor":[24],"are":[25],"generated":[26],"from":[27],"two":[28],"kinds":[29],"descriptions:":[31],"declaration":[33],"hardware":[35],"components":[36],"used":[37],"and":[41,96],"behavioral":[43],"description":[44],"at":[47],"micro":[48],"architectural":[49],"level.":[50],"This":[51],"has":[53],"been":[54],"implemented":[55],"an":[57],"ASIP":[58],"(Application":[59],"Specific":[60],"Instruction":[61],"set":[62],"Processor)":[63],"development":[64],"system":[65],"PEAS-III.":[66],"Using":[67],"PEAS-III,":[68],"application":[69,83],"specific":[70,84],"CISC":[71,85,105],"can":[72,86,107],"be":[73,87,108],"designed":[74],"easily.":[75],"The":[76],"results":[77],"case":[79],"studies":[80],"show":[81],"that":[82],"superior":[88],"to":[89],"terms":[92],"code":[94],"size":[95],"execution":[97],"cycles.":[98],"addition,":[100],"time":[102],"for":[103],"implementing":[104],"drastically":[109],"reduced":[110],"compared":[111],"conventional":[113],"methods.":[115]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}