{"id":"https://openalex.org/W2167447336","doi":"https://doi.org/10.1109/iwrsp.1996.506734","title":"HW/SW specification using OOM techniques","display_name":"HW/SW specification using OOM techniques","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W2167447336","doi":"https://doi.org/10.1109/iwrsp.1996.506734","mag":"2167447336"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.1996.506734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.1996.506734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068048179","display_name":"M\u00e1rio Calha","orcid":"https://orcid.org/0000-0001-5420-6723"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"M. Calha","raw_affiliation_strings":["IST, INESC, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST, INESC, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058862498","display_name":"J.P. Teixeira","orcid":"https://orcid.org/0000-0002-0379-6257"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J.P. Teixeira","raw_affiliation_strings":["IST, INESC, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST, INESC, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039557784","display_name":"I.C. Teixeira","orcid":"https://orcid.org/0000-0002-2642-5619"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"I.C. Teixeira","raw_affiliation_strings":["IST, INESC, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST, INESC, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51626503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"96","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6964043378829956},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.6260949373245239},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.619426965713501},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6175054311752319},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.5557747483253479},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5095522403717041},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47854453325271606},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4600311517715454},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4514642059803009},{"id":"https://openalex.org/keywords/product-design-specification","display_name":"Product design specification","score":0.44571590423583984},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43561404943466187},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43099167943000793},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.4210219383239746},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3940602242946625},{"id":"https://openalex.org/keywords/product-design","display_name":"Product design","score":0.37504035234451294},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.34364843368530273},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23818367719650269},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.211916983127594},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.19962045550346375},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16122928261756897}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6964043378829956},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.6260949373245239},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.619426965713501},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6175054311752319},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.5557747483253479},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5095522403717041},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47854453325271606},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4600311517715454},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4514642059803009},{"id":"https://openalex.org/C45135082","wikidata":"https://www.wikidata.org/wiki/Q16960030","display_name":"Product design specification","level":4,"score":0.44571590423583984},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43561404943466187},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43099167943000793},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.4210219383239746},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3940602242946625},{"id":"https://openalex.org/C120823896","wikidata":"https://www.wikidata.org/wiki/Q1043226","display_name":"Product design","level":3,"score":0.37504035234451294},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.34364843368530273},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23818367719650269},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.211916983127594},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.19962045550346375},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16122928261756897},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwrsp.1996.506734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.1996.506734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W38316647","https://openalex.org/W1495325132","https://openalex.org/W1925584300","https://openalex.org/W2004068104","https://openalex.org/W2012429438","https://openalex.org/W2026317033","https://openalex.org/W2038904603","https://openalex.org/W2054918342","https://openalex.org/W2072757195","https://openalex.org/W2073153654","https://openalex.org/W2085025140","https://openalex.org/W2099293367","https://openalex.org/W2119120834","https://openalex.org/W2149185259","https://openalex.org/W2151103736","https://openalex.org/W2611162829","https://openalex.org/W4234087179","https://openalex.org/W6987581694"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145","https://openalex.org/W3205162826"],"abstract_inverted_index":{"The":[0,94],"ever":[1,35],"increasing":[2],"complexity":[3],"and":[4,14,41,84,102,109],"networking":[5],"of":[6,106,114,132],"hardware/software":[7],"(hw/sw)":[8],"systems,":[9],"together":[10,59],"with":[11,60,91],"tough":[12],"competitiveness":[13],"shrinking":[15],"time-to-market":[16],"puts":[17],"a":[18,45,50,61,111],"heavy":[19],"burden":[20],"on":[21],"system":[22,27],"design":[23,29,39,85,124],"methodologies.":[24],"For":[25],"rapid":[26],"prototyping,":[28],"productivity":[30],"is":[31,43,57,69,126],"mandatory.":[32],"Due":[33],"to":[34,88,128],"decreasing":[36],"product":[37,82],"lifecycles,":[38],"reusability":[40],"upgrade":[42],"also":[44],"must.":[46],"In":[47],"this":[48],"paper,":[49],"novel":[51],"methodology":[52],"for":[53,81],"HW/SW":[54],"co-design":[55],"specification":[56,83],"proposed,":[58],"new":[62,95],"CASHE":[63],"tool":[64],"that":[65,71],"implements":[66],"it.":[67],"It":[68],"shown":[70],"object-oriented":[72],"modeling":[73,105],"(OOM)":[74],"techniques":[75],"can":[76],"be":[77],"rewardingly":[78],"used":[79],"both":[80],"specification,":[86],"leading":[87],"architectural":[89],"solutions":[90],"different":[92],"trade-offs.":[93],"tool,":[96],"PHS/sup":[97],"++/,":[98],"allows":[99],"static,":[100],"dynamic":[101],"functional":[103],"OO":[104],"the":[107,119,130,133],"problem":[108],"produces":[110],"VHDL":[112],"description":[113],"solution":[115],"architectures,":[116],"synthesizable":[117],"by":[118],"Synopsys":[120],"commercial":[121],"package.":[122],"A":[123],"example":[125],"provided,":[127],"ascertain":[129],"usefulness":[131],"proposed":[134],"approach.":[135]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}