{"id":"https://openalex.org/W4249574875","doi":"https://doi.org/10.1109/iwqos.2012.6245973","title":"Improving the throughput and delay performance of network processors by applying push model","display_name":"Improving the throughput and delay performance of network processors by applying push model","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W4249574875","doi":"https://doi.org/10.1109/iwqos.2012.6245973"},"language":"en","primary_location":{"id":"doi:10.1109/iwqos.2012.6245973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwqos.2012.6245973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 20th International Workshop on Quality of Service","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100395534","display_name":"Bin Liu","orcid":"https://orcid.org/0000-0002-8588-8744"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Liu","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032061647","display_name":"Bo Yuan","orcid":"https://orcid.org/0000-0003-2169-0007"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Yuan","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101756422","display_name":"Huichen Dai","orcid":"https://orcid.org/0000-0001-9171-9990"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huichen Dai","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100418981","display_name":"Hongbo Zhao","orcid":"https://orcid.org/0000-0002-0932-0719"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbo Zhao","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100409844","display_name":"Jia Yu","orcid":"https://orcid.org/0000-0003-1849-6449"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jia Yu","raw_affiliation_strings":["Dept. of Computer Science & Engineering, University of California, Riverside"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Engineering, University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048949780","display_name":"Laxmi N. Bhuyan","orcid":"https://orcid.org/0000-0002-8759-0458"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laxmi Bhuyan","raw_affiliation_strings":["Dept. of Computer Science & Engineering, University of California, Riverside"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Engineering, University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1891,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45998849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.82687908411026},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7927803993225098},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.6220607757568359},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5532910227775574},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5248720049858093},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5163477659225464},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.5046566724777222},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5026848316192627},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.501680850982666},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47172585129737854},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.46671006083488464},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.43082094192504883},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42811620235443115},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3673423230648041},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3177201747894287},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.252750039100647},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17632949352264404}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.82687908411026},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7927803993225098},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.6220607757568359},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5532910227775574},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5248720049858093},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5163477659225464},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.5046566724777222},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5026848316192627},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.501680850982666},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47172585129737854},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.46671006083488464},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.43082094192504883},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42811620235443115},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3673423230648041},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3177201747894287},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.252750039100647},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17632949352264404},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwqos.2012.6245973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwqos.2012.6245973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 20th International Workshop on Quality of Service","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2092291350","https://openalex.org/W2109434498","https://openalex.org/W2155595313","https://openalex.org/W2165899117","https://openalex.org/W4244923394"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2010970156","https://openalex.org/W2153202644","https://openalex.org/W2101387113","https://openalex.org/W2105895556","https://openalex.org/W1995705225","https://openalex.org/W2733115356","https://openalex.org/W2377593213","https://openalex.org/W4235861380"],"abstract_inverted_index":{"Traditional":[0],"network":[1],"processors":[2],"(NPs)":[3],"adopt":[4],"pull":[5,10,102],"model,":[6],"where":[7],"NP":[8,114],"cores":[9],"packet":[11,84],"data":[12,32],"from":[13],"external":[14],"memory":[15,89],"to":[16,27,39,50,66,78,85,90,99],"local":[17,88],"memory,":[18],"triggered":[19],"by":[20],"cache":[21],"miss":[22],"or":[23],"fetch":[24],"instructions.":[25],"Due":[26],"the":[28,41,80,101,122,128,134],"long":[29],"latency":[30],"of":[31,82,140],"fetching,":[33],"hardware":[34,74,92],"multithreading":[35],"is":[36],"typically":[37],"used":[38],"reduce":[40,91],"waiting":[42],"time.":[43],"Multithreading":[44],"incurs":[45],"context":[46],"switch":[47],"overhead,":[48],"leading":[49],"inefficiency":[51],"in":[52],"payload":[53],"processing":[54,71],"applications.":[55],"We":[56],"propose":[57],"a":[58,83,86,138],"push":[59,75,104,123],"model":[60,124],"for":[61,116],"future":[62],"NP's":[63],"architectural":[64],"design":[65],"increase":[67],"throughput":[68],"and":[69,103],"decrease":[70],"delay.":[72],"A":[73],"unit":[76],"helps":[77],"move":[79],"segments":[81],"core's":[87],"thread":[93],"switching.":[94],"Theoretical":[95],"analyses":[96],"are":[97],"given":[98],"compare":[100],"model's":[105],"performance.":[106],"Further,":[107],"we":[108],"selected":[109],"our":[110],"FPGA":[111],"based":[112],"THNPU":[113],"platform":[115],"verification.":[117],"Experimental":[118],"results":[119],"indicate":[120],"that":[121],"not":[125],"only":[126,137],"improves":[127],"system":[129],"throughput,":[130],"but":[131],"also":[132],"reduces":[133],"delay,":[135],"with":[136],"fraction":[139],"logic":[141],"gate":[142],"increase.":[143]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}