{"id":"https://openalex.org/W2755221100","doi":"https://doi.org/10.1109/ivsw.2017.8031557","title":"Protecting partial regions in FPGA bitstreams","display_name":"Protecting partial regions in FPGA bitstreams","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2755221100","doi":"https://doi.org/10.1109/ivsw.2017.8031557","mag":"2755221100"},"language":"en","primary_location":{"id":"doi:10.1109/ivsw.2017.8031557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ivsw.2017.8031557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 2nd International Verification and Security Workshop (IVSW)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060643496","display_name":"Karen Horovitz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karen Horovitz","raw_affiliation_strings":["Intel Corporation, Programmable Solutions Group 101 Innovation Drive, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Programmable Solutions Group 101 Innovation Drive, San Jose, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066338524","display_name":"Meha Kainth","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meha Kainth","raw_affiliation_strings":["Intel Corporation, Programmable Solutions Group 101 Innovation Drive, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Programmable Solutions Group 101 Innovation Drive, San Jose, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110099727","display_name":"Ryan M. Kenny","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Kenny","raw_affiliation_strings":["Intel Corporation, Programmable Solutions Group 101 Innovation Drive, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Programmable Solutions Group 101 Innovation Drive, San Jose, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7984611392021179},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.7548105120658875},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.6871945261955261},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6831633448600769},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6291406750679016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45288753509521484},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.43304651975631714},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3390868902206421},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17543500661849976},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14122185111045837}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7984611392021179},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.7548105120658875},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6871945261955261},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6831633448600769},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6291406750679016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45288753509521484},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.43304651975631714},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3390868902206421},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17543500661849976},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14122185111045837},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ivsw.2017.8031557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ivsw.2017.8031557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 2nd International Verification and Security Workshop (IVSW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2016315786","https://openalex.org/W2151618429"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"In":[0,22],"previous":[1],"generations":[2],"of":[3,13,28,80],"Intel":[4,92],"FPGAs,":[5],"we":[6,63],"employed":[7],"design":[8,29,36],"separation":[9,27,74],"through":[10],"the":[11,23,49,55,81],"use":[12],"LogicLock":[14],"in":[15,38],"Cyclone":[16],"IIILS":[17],"and":[18,52,75],"Arria":[19,94],"V":[20],"devices.":[21],"past,":[24],"this":[25],"meant":[26],"elements":[30],"as":[31,33],"well":[32],"designated":[34],"protected":[35],"boundaries":[37],"different":[39,69,107],"`Logic":[40],"Lock'":[41],"regions.":[42],"Though":[43],"separated":[44],"logically,":[45],"these":[46,66],"regions":[47,67,79,103],"have":[48],"same":[50],"protection":[51],"risk":[53],"if":[54],"key":[56],"is":[57],"revealed.":[58],"Today,":[59],"using":[60,90],"Partition-Based":[61],"Security,":[62],"can":[64],"encrypt":[65],"with":[68,99,105],"keys":[70],"thus":[71],"fully":[72],"supporting":[73],"allowing":[76],"secure,":[77],"encrypted":[78,104],"FPGA":[82,93],"fabric":[83],"to":[84],"exist.":[85],"We":[86],"demonstrate":[87],"partition-based":[88],"security":[89],"an":[91],"10":[95],"SoC":[96],"Development":[97],"Kit":[98],"two":[100,106],"partial":[101],"reconfiguration":[102],"keys.":[108]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}